XMC-COM-8

XMC VITA 61 /42 High Performance Octa

  • 8 Independent 16C550-class UARTs with 256-byte TX and RX FIFOs
  • Up to 31.25Mbps serial data rate
  • Software selectable RS-232, RS-485, and RS-422 modes in pairs
  • ±15KV ESD protection
  • Full or half duplex configurations
  • On-board software selectable 120Ω termination

Communication Specifications:

  • PCIe 2.0 Gen 1 compliant
  • Automatic RTS/CTS or DTR/DSR hardware flow control
  • Automatic Xon/Xoff software flow control
  • RS-485 half duplex direction control with programmable turn-around delay

Share this product

LinkedIn

Got Questions?

XMC-COM-8

XMC VITA 61 /42 High Performance Octa

  • 8 Independent 16C550-class UARTs with 256-byte TX and RX FIFOs
  • Up to 31.25Mbps serial data rate
  • Software selectable RS-232, RS-485, and RS-422 modes in pairs
  • ±15KV ESD protection
  • Full or half duplex configurations
  • On-board software selectable 120Ω termination

Communication Specifications:

  • PCIe 2.0 Gen 1 compliant
  • Automatic RTS/CTS or DTR/DSR hardware flow control
  • Automatic Xon/Xoff software flow control
  • RS-485 half duplex direction control with programmable turn-around delay

The XMC-COM-8 is an 8-channel XMC PCI Express (PCIe) UART (Universal Asynchronous Receiver and Transmitter) optimized for higher performance. The XMC-COM-8 serves as a single lane PCIe bridge to 8 independent enhanced 16550 compatible UARTs. All 8 channels can be programmed in pairs with the required front-end interface: software selectable RS-232, RS-485, and RS-422; software selectable 120Ω termination for RS-422 and RS-485 interfaces.

Applications:

  • Avionics equipment
  • Avionic data communication systems
  • Medical systems
  • Industrial controls
  • Factory automation and process control

Communication Specifications:

  • PCIe 2.0 Gen 1 compliant
  • 16550 compatible register set
  • 256-byte TX and RX FIFOs
  • Global interrupt status register for all eight UARTs
  • Up to 31.25Mbps serial data rate
  • Automatic RTS/CTS or DTR/DSR hardware flow control
  • Automatic Xon/Xoff software flow control
  • RS-485 half duplex direction control output with programmable turn-around delay

I/O Specifications:

  • ±15KV ESD protection (IEC 61000-4-2 air gap)
  • Supports RS-232, RS-485, and RS-422
  • Full or half duplex
  • Mixed RS-232/RS-485 modes
  • RS-485 advanced fail-safe on open, short, or terminated lines

Available Software Drivers:

  • C library dll’s
  • Linux drivers
  • Windows drivers
  • VxWorks drivers

Mechanical Specifications:

  • Size: Mini PCIe Module, 30mm x 50.95mm
  • Power: TBD
  • Front panel I/O
  • Vibration: 0.5G, 20-2000Hz random
  • Shock: 20G, 11ms, ½ sine
  • Weight: TBD
  • MTBF: >250,000 hours

Operating Environment:

  • Operating temperature: Industrial -40°C to +85°C
  • Non-operating temperature: -60°C to +120°C
  • Humidity: 5 to 90% (non-cond.)
  • Altitude: 0 to 10,000 feet

Ordering Information:

  • XMC-COM-8-V61: OCTAL XMC VITA 61 UART, Industrial Temp: -40ºC to +85ºC
  • XMC-COM-8-V42: OCTAL XMC VITA 42 UART, Industrial Temp: -40ºC to +85ºC
  • XMC-COM-8-V61CC: Same as above, Conformal Coated

Optional Accessories:

  • CBL-XMC-COM-8: Communication Cable, SCSI to 8 x DB-9 Male
  • TB-XMC-COM-8: Terminal Module from 50 SCSI to 8 RJ-45

Data Sheet – Link Here

User Manual – Link Here

  • 8 Independent 16C550-class UARTs with 256-byte TX and RX FIFOs
  • Up to 31.25Mbps serial data rate
  • Software selectable RS-232, RS-485, and RS-422 modes in pairs
  • ±15KV ESD protection
  • Full or half duplex configurations
  • On-board software selectable 120Ω termination
Communication Specifications:
  • PCIe 2.0 Gen 1 compliant
  • Automatic RTS/CTS or DTR/DSR hardware flow control
  • Automatic Xon/Xoff software flow control
  • RS-485 half duplex direction control with programmable turn-around delay

 

Mechanical Interface

Switched Mezzanine Card (XMC) Interface confirming to ANSI/VITA 42.0-2008 (Auxiliary Standard)

Standard single-width (149mm x 74mm)

Electrical InterfacePCI Express x4 Link (Base Specification 2.1) compliant interface conforming to ANSI/VITA 42.3-2006 (PCI Express Protocol Layer Standard)
PCI Express SwitchPI7C9X2G312GP (Pericom)
PCI Express to PCI BridgeXIO2001 (Texas Instruments)
User configurable FPGA

TXMC639-10R: XC7K160T-2FBG676I (AMD)

TXMC639-11R: XC7K325T-2FBG676I (AMD)

SPI-FlashMT25QL128 (Micron) 128 Mbit (contains TXMC639 FPGA BRD) or compatible; +3.3 V supply voltage
DDR3 RAM2x MT41K256M16TW-107 (Micron) 256Meg x 32 bit
Board Configuration ControllerLCMXO2-7000HC (Lattice)
ADCLTC2320 -16 (Analog Devices)
DACAD5547BRUZ (Analog Devices)
A/D Channels

TXMC639-10R: 8 Differential 16bit A/D Channels

TXMC639-11R: 16 Differential 16bit A/D Channels

Input Configuration per BCC Device:

Input Voltage Ranges:

Differental : ±20.57 V, ±10.28 V or ±5.14 V

(Single-Ended: ±10.28 V, ±5.14 V or ±2.57 V)

All analog inputs are connected via an impedance converter and a second operation amplifier for level adjustment and filtering to the differential ADC inputs.

The -3 dB limit of this input stage is at approx. 8MHz

D/A Channels

TXMC639-10R: 4 Single-Ended 16 Bit D/A Channels

TXMC639-11R: 8 Single-Ended 16 Bit D/A Channels

Output range configurable per D/A channel.
Simultaneous Conversion for all D/A Channels.

Maximum single-ended Output Voltage – Vout: ±10 V

Maximum Output Drive Current for each Output: 10 mA

Maximum Capacitive Load for each Output: 1000 pF

Typical Settling Time for a 10 mA / 1000 pF: < 1 µs

Digital Front I/O Channels

32 digital I/O Lines

  • Default configured as 32 ESD-protected TTL lines
  • 16 I/O lines are configurable as 8 differential RS422 I/O lines with individual Termination enable.
Digital Rear I/O Channels

64 direct FPGA I/O lines to P14 Rear I/O connector

  • Can be used as single-ended or differential I/O
  • FPGA I/O Standard: LVCMOS25, LVTTL25 and LVDS25

4 MGT line to P16 Rear I/O connector

  • Each line consists of one differential RX and TX pair.
  • Transmission speeds of up to 3.125 Gb/s are possible.
Front I/OFront I/O Samtec – ERF8_050_01_L_D_RA_L_TR
P14 Rear I/O64 pin Mezzanine Connector (Molex 71436-2864 or compatible)
P16 Rear I/O114 pin Mezzanine Connector (Samtec – ASP-105885-01)
Power Requirements 1)

Depends on FPGA design

With TXMC639 Board Reference Design / without external load

 typical @ +12 V VPWRtypical @ +5 V VPWR
TXMC639-10R1.1 A2.5 A
TXMC639-11R1.3 A3.3 A
Temperature RangeOperating: – 40 °C to + 85 °C
Storage: – 55 °C to + 125 °C
MTBF 1)157 000 h to 161 000 h
Humidity5% – 95% non-condensing
Weight140 g

1) depends on variant, for further details see User Manual

 

TXMC639-10R

 

8x Analog In, 4x Analog Out, XC7K160T-2FBG676 Kintex™ 7 FPGA

AMD Kintex™ 7 FPGA (XC7K160T-2FBG676), 1GB DDR3, 8x Analog In, 4x Analog Out, 32x digital Front I/O, 64x direct FPGA Rear I/O Lines and 4x MGTs Rear I/O

TXMC639-11R

 

16x Analog In, 8x Analog Out, XC7K325T-2FBG676 Kintex™ 7 FPGA

AMD Kintex™ 7 FPGA (XC7K325T-2FBG676), 1GB DDR3, 16x Analog In, 8x Analog Out, 32x digital Front I/O, 64x direct FPGA Rear I/O Lines and 4x MGTs Rear I/O

SOFTWARE

Device Driver for Board Family with Reconfigurable FPGA

Data Sheet – Link-Here

User Manual – Link-Here

Share this product

LinkedIn
Scroll to Top

User Manual Request

Please submit your information & we will send you a link and password to access our product manual. 

Please submit your information & we will send you a link and password to access our product manual. 

Already have a password? Visit manuals page below.

Already have a password?
Visit manuals page below.