IP-1553B

IP UTMC LXE/DXE 1553 Controller

  • 1 controller of dual redundant (A/B channel) 1553 communications
  • Programmable bus controller, remote terminal, or monitor terminal modes
  • MIL-STD-1553 A and B compliant, Notice 2 RT
  • Long or short stub support
  • Low power consumption
  • On-chip transceivers
  • On-board isolation transformers
  • Single +5 VDC supply
  • EEPROM (32 bytes) for identification
  • Simultaneous RT/M mode

Share this product

LinkedIn

Got Questions?

IP-1553B

IP UTMC LXE/DXE 1553 Controller

  • 1 controller of dual redundant (A/B channel) 1553 communications
  • Programmable bus controller, remote terminal, or monitor terminal modes
  • MIL-STD-1553 A and B compliant, Notice 2 RT
  • Long or short stub support
  • Low power consumption
  • On-chip transceivers
  • On-board isolation transformers
  • Single +5 VDC supply
  • EEPROM (32 bytes) for identification
  • Simultaneous RT/M mode

The IP-1553-UTMC uses UTMC’s Sµmmit LXE/DXE version, UT69151DXE-GPC 1553 communication device as its 1553 bus controller, remote terminal, or monitor terminal. A single controller features two redundant channels with built-in transceivers. It accesses 64Kx16 words of external dual-port memory and includes internal transceivers for both channel A and B. Additionally, the IP board is equipped with on-board transformers.

Available Software Drivers:

      • C library dll’s
      • Linux drivers
      • Windows XP drivers
      • VxWorks drivers

 

Applications:
This is a perfect solution for a wide array of 1553 communication applications such as:

      • Test equipment supporting evaluation, simulation, monitoring, and analysis
      • Operational equipment such as avionics, space satellite systems, aircraft onboard systems, commercial systems, etc.
      • Applications that require dual functionality of the terminal for monitoring and remote operation at the same time

 

1553 Compliance/Characteristics:

      • Data Rate – 1 MHz
      • Word Length – 20 bits
      • Data Bits/Word – 16 bits
      • Message Length – maximum of 32 data words
      • Transmission Technique – half-duplex
      • Operation – asynchronous
      • Transmission encoding – Manchester II, bi-phase
      • Protocol – command/response
      • Bus Control – single or multiple
      • Fault tolerance – typically dual redundant, second bus in “hot backup” status
      • Message formats – controller to terminal, terminal to controller, terminal to terminal, broadcast, system control
      • Number of remote terminals – maximum 31
      • Terminal Types – remote terminal, bus controller, bus monitor
      • Transmission Media – twisted shielded pair
      • Coupling – transformer and direct

 

UTMC/Summit/LXE/DXE Features:

      • The UT69151DXE-GPC has integrated transceivers
      • RT mode internal command illegalization
      • 16-bit read/write time-tag with user-defined resolution
      • Sub-address data buffering
      • Simultaneous RT/MT mode of operation
      • BC architecture designed with:
        • Minor frame timing
        • Efficient command block flow statements
        • Status word polling
        • Programmable retries
        • Programmable interrupt architecture
      • Autonomous operation in all three modes
      • Supports IEEE Standard 1149.1 (JTAG)

 

Industry Pack Specifications:

      • Meets ANSI/VITA 4-1995
      • 8/32 MHz synchronous operation
      • Supports ID, 128 byte I/O, interrupt & 8 Mbyte memory spaces
      • 2 Interrupts per module
      • Two passive DMA channels are possible
      • Hardware self-timed per IP module
      • Triggered via system reset and software control
      • Jumper or software time-out function
      • 5, +/-12 volt reset-able fuse per IP

 

Mechanical & Environmental:

      • Size – VITA 4 compliant 1.8” x 3.9” or 46 mm x 99 mm
      • Power – 1.0 watt
      • Vibration – 0.5G, 20-2000 Hz random
      • Shock – 20G, 11 msec, ½ sine
      • Weight – TBD
      • MTBF – >250,000 hours

 

Operating Environment:

    • Operating temperature: Commercial: 0 to +70 ºC, Optional: -25 ºC to +80 ºC
    • Non-operating temperature: -40 ºC to +85 ºC
    • Airflow requirement – 5 CFM
    • Humidity – 5 to 90% (non-condensing)
    • Altitude – 0 to 10,000 feet

Part Numbers:

    • IP-1553 B: MIL-1553, BC/RT/M, UTMC SUMMIT Industry Pack module
    • IP-1553B-I: Same as above with -20 to +85°C temperature rating

Optional Accessories:

  • Part Number: EngKit-IP1553 – Transition module, 2 T’s, 2 Terminators, 2 1 meter cables
  • Part Number: CBL-1553-1 – Standard-standard 2 meter 1553 cable
  • Part Number: CBL-1553-2 – Standard-mini 2 meter 1553 cable
  • Part Number: CBL-1553-3 – Mini-mini 2 meter 1553 cable

Data Sheet – Link Here

User Manual – Link Here

  • 1 controller of dual redundant (A/B channel) 1553 communications
  • Programmable bus controller, remote terminal, or monitor terminal modes
  • MIL-STD-1553 A and B compliant, Notice 2 RT
  • Long or short stub support
  • Low power consumption
  • On-chip transceivers
  • On-board isolation transformers
  • Single +5 VDC supply
  • EEPROM (32 bytes) for identification
  • Simultaneous RT/M mode

 

Mechanical Interface

Switched Mezzanine Card (XMC) Interface confirming to ANSI/VITA 42.0-2008 (Auxiliary Standard)

Standard single-width (149mm x 74mm)

Electrical InterfacePCI Express x4 Link (Base Specification 2.1) compliant interface conforming to ANSI/VITA 42.3-2006 (PCI Express Protocol Layer Standard)
PCI Express SwitchPI7C9X2G312GP (Pericom)
PCI Express to PCI BridgeXIO2001 (Texas Instruments)
User configurable FPGA

TXMC639-10R: XC7K160T-2FBG676I (AMD)

TXMC639-11R: XC7K325T-2FBG676I (AMD)

SPI-FlashMT25QL128 (Micron) 128 Mbit (contains TXMC639 FPGA BRD) or compatible; +3.3 V supply voltage
DDR3 RAM2x MT41K256M16TW-107 (Micron) 256Meg x 32 bit
Board Configuration ControllerLCMXO2-7000HC (Lattice)
ADCLTC2320 -16 (Analog Devices)
DACAD5547BRUZ (Analog Devices)
A/D Channels

TXMC639-10R: 8 Differential 16bit A/D Channels

TXMC639-11R: 16 Differential 16bit A/D Channels

Input Configuration per BCC Device:

Input Voltage Ranges:

Differental : ±20.57 V, ±10.28 V or ±5.14 V

(Single-Ended: ±10.28 V, ±5.14 V or ±2.57 V)

All analog inputs are connected via an impedance converter and a second operation amplifier for level adjustment and filtering to the differential ADC inputs.

The -3 dB limit of this input stage is at approx. 8MHz

D/A Channels

TXMC639-10R: 4 Single-Ended 16 Bit D/A Channels

TXMC639-11R: 8 Single-Ended 16 Bit D/A Channels

Output range configurable per D/A channel.
Simultaneous Conversion for all D/A Channels.

Maximum single-ended Output Voltage – Vout: ±10 V

Maximum Output Drive Current for each Output: 10 mA

Maximum Capacitive Load for each Output: 1000 pF

Typical Settling Time for a 10 mA / 1000 pF: < 1 µs

Digital Front I/O Channels

32 digital I/O Lines

  • Default configured as 32 ESD-protected TTL lines
  • 16 I/O lines are configurable as 8 differential RS422 I/O lines with individual Termination enable.
Digital Rear I/O Channels

64 direct FPGA I/O lines to P14 Rear I/O connector

  • Can be used as single-ended or differential I/O
  • FPGA I/O Standard: LVCMOS25, LVTTL25 and LVDS25

4 MGT line to P16 Rear I/O connector

  • Each line consists of one differential RX and TX pair.
  • Transmission speeds of up to 3.125 Gb/s are possible.
Front I/OFront I/O Samtec – ERF8_050_01_L_D_RA_L_TR
P14 Rear I/O64 pin Mezzanine Connector (Molex 71436-2864 or compatible)
P16 Rear I/O114 pin Mezzanine Connector (Samtec – ASP-105885-01)
Power Requirements 1)

Depends on FPGA design

With TXMC639 Board Reference Design / without external load

 typical @ +12 V VPWRtypical @ +5 V VPWR
TXMC639-10R1.1 A2.5 A
TXMC639-11R1.3 A3.3 A
Temperature RangeOperating: – 40 °C to + 85 °C
Storage: – 55 °C to + 125 °C
MTBF 1)157 000 h to 161 000 h
Humidity5% – 95% non-condensing
Weight140 g

1) depends on variant, for further details see User Manual

 

TXMC639-10R

 

8x Analog In, 4x Analog Out, XC7K160T-2FBG676 Kintex™ 7 FPGA

AMD Kintex™ 7 FPGA (XC7K160T-2FBG676), 1GB DDR3, 8x Analog In, 4x Analog Out, 32x digital Front I/O, 64x direct FPGA Rear I/O Lines and 4x MGTs Rear I/O

TXMC639-11R

 

16x Analog In, 8x Analog Out, XC7K325T-2FBG676 Kintex™ 7 FPGA

AMD Kintex™ 7 FPGA (XC7K325T-2FBG676), 1GB DDR3, 16x Analog In, 8x Analog Out, 32x digital Front I/O, 64x direct FPGA Rear I/O Lines and 4x MGTs Rear I/O

SOFTWARE

Device Driver for Board Family with Reconfigurable FPGA

Data Sheet – Link-Here

User Manual – Link-Here

Share this product

LinkedIn
Scroll to Top

User Manual Request

Please submit your information & we will send you a link and password to access our product manual. 

Please submit your information & we will send you a link and password to access our product manual. 

Already have a password? Visit manuals page below.

Already have a password?
Visit manuals page below.