Now Offering VITA 93 - QMC! Learn More >>

NOW OFFERING - VITA 93 - QMC!

IP-AD-41M

IP 16 bit A/D converter, 4 A/D modules

  • Configuration: 4 A/D modules with 4 differential A/D inputs
  • Acquisition Time: 1000Ksps
  • Programmable Ranges: ±10VDC, 0-10VDC, ±5VDC, 0-5VDC, ±2.5VDC, and 0-2.5VDC through A/D converter
  • FIFO: 64Kx18 FIFO for burst mode or continuous sampling at lower throughput using control logic
  • Trigger Modes: Pre-trigger and post-trigger acquisition
  • Sampling Clock Sources: Internal divider (IPCLK/N), IPSTROBE, or External clock
  • Trigger Event Sources: Write to IP register, IPSTROBE, or External trigger
  • Clock Options: 8 or 32 MHz clock
  • Interrupts and DMA: 2 interrupts and 2 slave DMA IP bus lines
  • VITA Compliance: VITA 4 compliant
  • EEPROM: 32 bytes used for board ID

Share this product

LinkedIn

Got Questions?

IP-AD-41M

IP 16 bit A/D converter, 4 A/D modules

IP-AD-41M

IP 16 bit A/D converter, 4 A/D modules

Share this product

LinkedIn

Got Questions?

The IP-AD-41-M has four 16-bit A/D converters that run simultaneously at 250Ksps with fault-protected front-end buffers. The A/D converters support unipolar and bipolar voltage inputs, including ±10VDC, 0-10VDC, ±5VDC, 0-5VDC, ±2.5VDC, and 0-2.5VDC input ranges. They operate continuously at the selected sampling rate, with results stored in the FIFO or discarded as needed; only selected channels are saved into the FIFO, so the depth per channel is proportional to the number of channels saved. The IP module can be thought of as similar to a Digital Storage Oscilloscope (DSO), capable of storing and displaying several waveforms and recording signals prior to the trigger, with the trigger point configurable by reprogramming the FIFO’s programmable empty flag.

D/A Device Specifications
  • 16-bit, monotonic D/A converter
  • 16 output channels per D/A, 3 D/A’s total
  • 20μsec settling time (50K conversions/sec) full-scale change
  • Relative accuracy ±4 LSB max
  • Zero scale error and full scale error 1 LSB typical after calibration
  • Differential nonlinearity of ±1 LSB max
  • Span error of offset D/A converter ±75mV max
  • Slew rate 1 V/μsec typical
  • Channel-to-channel isolation 100dB typical
  • D/A-to-D/A crosstalk 10 nV-sec typical
  • Nominal output range of -10VDC to +10VDC
  • Load current ±1mA max
  • Glitch impulse <20nV-sec
  • D/A output amplified and buffered on-chip with respect to external SIGGNDx input
  • D/A outputs can be switched to SIGGNDx
Driver Output Specifications
  • Inherent short-circuit protection to ground of 40mA
  • Low offset voltage 250uV laser-trimmed
  • High slew rate 22V/usec
  • Low offset current 2nA
  • Low distortion 0.0006%
  • Wide bandwidth 9MHz
Industry Pack Specifications
  • Meets ANSI/VITA 4-1995
  • 8/32 MHz synchronous operation
  • Supports ID, 128 byte I/O, interrupt, & 8 Mbyte memory spaces
  • 2 Interrupts per module
  • Two passive DMA channels are possible
  • Hardware self timed per IP module
  • Triggered via system reset and software control
  • Jumper or software time-out function
  • 5, +/-12 volt reset-able fuse per IP
Mechanical: Environmental
  • Size – VITA 4 compliant: 1.8″ x 3.9″ or 46 mm x 99 mm
  • Power – 1.0 watt
  • Vibration – 0.5G, 20-2000 Hz rand
  • Shock – 20G, 11 msec, 1⁄2 sine
  • Weight – tbd
  • MTBF – >250,000 hours
Operating Environment
  • Operating temperature
    • Commercial: 0 to +70°C
    • Optional: -25°C to +80°C
  • Non-operating: -40°C to +85°C
  • Airflow requirement – 5 CFM
  • Humidity – 5 to 90% (non-condensing)
  • Altitude – 0 to 10,000 feet

Part number: IP-AD-41M 4 channel, 16 bit, 1000ksps A/D Industry Pack Module

Data Sheet – Link Here

User Manual – Link Here

Share this product

LinkedIn
Scroll to Top

User Manual Request

Please submit your information & we will send you a link and password to access our product manual. 

Please submit your information & we will send you a link and password to access our product manual. 

Already have a password? Visit manuals page below.

Already have a password?
Visit manuals page below.