EngKit-1553

ENGINEERING KIT, TRANSITION MODULES, AND CABLES

  • Options:
    • 0 to +70 degrees,
    • -25 to +80 degrees
    • Conformal coating
  • RT address jumper selection
  • 3U, 6U or stand alone
  • 50 Pin IDC 0.1” header connector
  • Dual Redundant
    • Channel (A), Channel (B)

Share this product

LinkedIn

Got Questions?

EngKit-1553

ENGINEERING KIT, TRANSITION MODULES, AND CABLES

  • Options:
    • 0 to +70 degrees,
    • -25 to +80 degrees
    • Conformal coating
  • RT address jumper selection
  • 3U, 6U or stand alone
  • 50 Pin IDC 0.1” header connector
  • Dual Redundant
    • Channel (A), Channel (B)

The MIL-1553 Engineering Kits provide a comprehensive solution for rapid prototyping, testing, and integration of MIL-STD-1553 systems. Available in 3U, 6U, or standalone configurations, these kits feature dual redundant channels (A & B), RT address jumper selection, LED status indicators, external clock input, and 50-pin IDC connectors. Built for reliability, they are VITA compliant and offer optional conformal coating with operating temperature ranges of 0°C to +70°C or -25°C to +80°C. Designed for rugged environments, they withstand vibration (0.5G RMS), shock (20G), and altitudes up to 15,000 feet, with a high MTBF exceeding 750,000 hours. Accessories include cables, T-connectors, and 78-ohm terminators. Ordering options cover complete kits as well as individual components for flexible system design and deployment.

Full Features

  • Options:
    • 0 to +70 degrees
    • -25 to +80 degrees
    • Conformal coating
  • RT address jumper selection
  • 3U, 6U or stand alone
  • 50 Pin IDC 0.1” header connector
  • Dual Redundant
    • Channel (A)
    • Channel (B)
  • LED status indicator
  • External CLK input
  • 78 ohm Terminators
  • T connectors
  • Vita compliant

Operating: Environmental

  • Operating temperature: 0 to +70 °C
  • Airflow requirement: n/a
  • Humidity: 5 to 90% (non-cond.)
  • Altitude: 0 to 15,000 ft

Mechanical: Environmental

  • 3U or 6U
  • Power: n/a
  • Vibration: 0.5G RMS, 20-2000 Hz random
  • Shock: 20 G, 11 ms, ½ sine
  • Weight: TBD
  • MTBF: >750,000 hours

Ordering Information

  • Part Number: EngKit-TM-1553-3U – Complete kit, TM, cables, T’s, Terminators
  • Part Number: EngKit-TM-1553-6U – Complete kit, TM, cables, T’s, Terminators
  • Part Number: EngKit-1553 – 2 Cables, 2 T’s, 2 Terminators
  • Part Number: IP-TM-1553-3U
  • Part Number: IP-TM-1553-6U
  • Part Number: CBL-1553-1 – 1 Std. to Std. 2 meter cable
  • Part Number: CBL-1553-2 – 1 Std.-mini 2 meter cable
  • Part Number: CBL-1553-3 – 1 Mini-mini 2 meter cable

Data Sheet – Link Here

  • Options:
    • 0 to +70 degrees,
    • -25 to +80 degrees
    • Conformal coating
  • RT address jumper selection
  • 3U, 6U or stand alone
  • 50 Pin IDC 0.1” header connector
  • Dual Redundant
    • Channel (A), Channel (B)

 

Mechanical Interface

Switched Mezzanine Card (XMC) Interface confirming to ANSI/VITA 42.0-2008 (Auxiliary Standard)

Standard single-width (149mm x 74mm)

Electrical InterfacePCI Express x4 Link (Base Specification 2.1) compliant interface conforming to ANSI/VITA 42.3-2006 (PCI Express Protocol Layer Standard)
PCI Express SwitchPI7C9X2G312GP (Pericom)
PCI Express to PCI BridgeXIO2001 (Texas Instruments)
User configurable FPGA

TXMC639-10R: XC7K160T-2FBG676I (AMD)

TXMC639-11R: XC7K325T-2FBG676I (AMD)

SPI-FlashMT25QL128 (Micron) 128 Mbit (contains TXMC639 FPGA BRD) or compatible; +3.3 V supply voltage
DDR3 RAM2x MT41K256M16TW-107 (Micron) 256Meg x 32 bit
Board Configuration ControllerLCMXO2-7000HC (Lattice)
ADCLTC2320 -16 (Analog Devices)
DACAD5547BRUZ (Analog Devices)
A/D Channels

TXMC639-10R: 8 Differential 16bit A/D Channels

TXMC639-11R: 16 Differential 16bit A/D Channels

Input Configuration per BCC Device:

Input Voltage Ranges:

Differental : ±20.57 V, ±10.28 V or ±5.14 V

(Single-Ended: ±10.28 V, ±5.14 V or ±2.57 V)

All analog inputs are connected via an impedance converter and a second operation amplifier for level adjustment and filtering to the differential ADC inputs.

The -3 dB limit of this input stage is at approx. 8MHz

D/A Channels

TXMC639-10R: 4 Single-Ended 16 Bit D/A Channels

TXMC639-11R: 8 Single-Ended 16 Bit D/A Channels

Output range configurable per D/A channel.
Simultaneous Conversion for all D/A Channels.

Maximum single-ended Output Voltage – Vout: ±10 V

Maximum Output Drive Current for each Output: 10 mA

Maximum Capacitive Load for each Output: 1000 pF

Typical Settling Time for a 10 mA / 1000 pF: < 1 µs

Digital Front I/O Channels

32 digital I/O Lines

  • Default configured as 32 ESD-protected TTL lines
  • 16 I/O lines are configurable as 8 differential RS422 I/O lines with individual Termination enable.
Digital Rear I/O Channels

64 direct FPGA I/O lines to P14 Rear I/O connector

  • Can be used as single-ended or differential I/O
  • FPGA I/O Standard: LVCMOS25, LVTTL25 and LVDS25

4 MGT line to P16 Rear I/O connector

  • Each line consists of one differential RX and TX pair.
  • Transmission speeds of up to 3.125 Gb/s are possible.
Front I/OFront I/O Samtec – ERF8_050_01_L_D_RA_L_TR
P14 Rear I/O64 pin Mezzanine Connector (Molex 71436-2864 or compatible)
P16 Rear I/O114 pin Mezzanine Connector (Samtec – ASP-105885-01)
Power Requirements 1)

Depends on FPGA design

With TXMC639 Board Reference Design / without external load

 typical @ +12 V VPWRtypical @ +5 V VPWR
TXMC639-10R1.1 A2.5 A
TXMC639-11R1.3 A3.3 A
Temperature RangeOperating: – 40 °C to + 85 °C
Storage: – 55 °C to + 125 °C
MTBF 1)157 000 h to 161 000 h
Humidity5% – 95% non-condensing
Weight140 g

1) depends on variant, for further details see User Manual

 

TXMC639-10R

 

8x Analog In, 4x Analog Out, XC7K160T-2FBG676 Kintex™ 7 FPGA

AMD Kintex™ 7 FPGA (XC7K160T-2FBG676), 1GB DDR3, 8x Analog In, 4x Analog Out, 32x digital Front I/O, 64x direct FPGA Rear I/O Lines and 4x MGTs Rear I/O

TXMC639-11R

 

16x Analog In, 8x Analog Out, XC7K325T-2FBG676 Kintex™ 7 FPGA

AMD Kintex™ 7 FPGA (XC7K325T-2FBG676), 1GB DDR3, 16x Analog In, 8x Analog Out, 32x digital Front I/O, 64x direct FPGA Rear I/O Lines and 4x MGTs Rear I/O

SOFTWARE

Device Driver for Board Family with Reconfigurable FPGA

Data Sheet – Link-Here

User Manual – Link-Here

Share this product

LinkedIn
Scroll to Top

User Manual Request

Please submit your information & we will send you a link and password to access our product manual. 

Please submit your information & we will send you a link and password to access our product manual. 

Already have a password? Visit manuals page below.

Already have a password?
Visit manuals page below.