PCIe-Mini-ARINC429

Controller up 4 TX /8 RX

  • ARINC 429-based PCIe-Mini card ARINC controller
  • Up to 4 transmitters and 8 receivers channels for ARINC controller
  • Programmable label recognition for 256 labels per channel
  • 32 x 32 Receive FIFOs and Priority-Label buffers
  • Dependent data rates for Transmit and Receive
  • Meets the ARINC 429 specifications for loading, level detection, timing, and protocol
  • X1 PCIe X1 PCIexpress Bridge
  • FPGA, 32Mb SRAM, ARINC 429 Tx#1 RX#1 RX#2 RX#7 RX#8
  • X4 Channels IRIG-B Tx#4 I/O
  • Software selected data rate of 12.5 kbps or 100 kbps with automatic slew rate adjustment
  • Burst and continuous mode available
  • Programmable word length selection, with the parity bit generated automatically
  • Programmable Interrupt support
  • Differential IRIG B Input

Share this product

LinkedIn

Got Questions?

PCIe-Mini-ARINC429

Controller up 4 TX /8 RX

  • ARINC 429-based PCIe-Mini card ARINC controller
  • Up to 4 transmitters and 8 receivers channels for ARINC controller
  • Programmable label recognition for 256 labels per channel
  • 32 x 32 Receive FIFOs and Priority-Label buffers
  • Dependent data rates for Transmit and Receive
  • Meets the ARINC 429 specifications for loading, level detection, timing, and protocol
  • X1 PCIe X1 PCIexpress Bridge
  • FPGA, 32Mb SRAM, ARINC 429 Tx#1 RX#1 RX#2 RX#7 RX#8
  • X4 Channels IRIG-B Tx#4 I/O
  • Software selected data rate of 12.5 kbps or 100 kbps with automatic slew rate adjustment
  • Burst and continuous mode available
  • Programmable word length selection, with the parity bit generated automatically
  • Programmable Interrupt support
  • Differential IRIG B Input

The PCIe-ARINC429-4/8 PCIexpress Mini board has an ARINC controller that supports the ARINC specifications. ARINC429 (Aeronautical Radio Incorporated) is a specification, which defines how avionics equipment and system should communicate with each other. ARINC 429 employs a unidirectional data bus standard known as Mark 33 Digital Information Transfer System (DITS). Messages are transmitted and received at a bit rate of either 12.5kbps or 100kbps.

The receiver input circuitry and logic are designed to directly meet the ARINC 429 specifications.

The transmitter section provides the ARINC 429 communication protocol. The SPI data bus on the ARINC controller exchanges the 32-bit ARINC data word in two steps when either loading the transmitter or interrogating the receivers.. The SRAM stores received data and transmitted data.

Applications:

This is a perfect solution for:

  • Avionics equipment
  • Avionic data communication systems

ARINC 429 Device Specifications:

  • Meets the ARINC 429 specifications
  • Label matching for all receiver channels
  • Two receivers and an independent transmitter are provided per device
  • Master clock frequency is 1 MHz
  • The receiver input circuitry and logic are designed to meet the ARINC 429 specifications for loading, level detection, timing, and protocol
  • Each independent receiver monitors the data stream with a sampling rate 10 times the data rate
  • The sampling rate is software selectable at either 1 MHz or 125 KHz
  • The transmitter has a First In, First Out (FIFO) memory to store 8 ARINC words for transmission
  • Programmable word length selection, with the parity bit generated automatically
  • Automatic word gap timer
  • Self-test mode
  • Parity functions
  • Repeater operations supported

ARINC Transmit Driver Specifications:

  • Designed to directly drive the ARINC 429 bus
  • A logic input is provided to control the slope of the differential output signal
  • Internal resistor and capacitor for slope control tested to ARINC requirements
  • Output has series 37.5 Ω for each line driver output

Mechanical: Environmental:

  • Size – Mini PCIe Module 30 mm x 50.95 mm
  • Power – T.B.D.
  • Front panel I/O
  • Vibration – 0.5G, 20-2000 Hz random
  • Shock – 20G, 11 msec, ½ sine
  • Weight – T.B.D.
  • MTBF – >250,000 hours

Operating Environment:

  • Operating temperature:
    Commercial: 0 to +70 ºC
    Optional: -40 ºC to +85 ºC
  • Non-operating: -50 ºC to +90 ºC
  • Airflow requirement – 5 CFM
  • Humidity – 5 to 90% (non-condensing)
  • Altitude – 0 to 10,000 feet

Ordering Information:

  • Part number: PCIe-Mini-ARINC429-2/4 ARINC 429 controller 2 TX and 4 RX PCIe module
  • Part number: PCIe-Mini-ARINC429-4/8 ARINC 429 controller 4 TX and 8 RX PCIe module

Optional Accessories:

  • Part number: Micro-ARINC429-CBL-12-X
    • 12 inch pigtail Micro Cable
    • X number of Channels

Data Sheet – Link Here

User Manual – Link Here

  • ARINC 429-based PCIe-Mini card ARINC controller
  • Up to 4 transmitters and 8 receivers channels for ARINC controller
  • Programmable label recognition for 256 labels per channel
  • 32 x 32 Receive FIFOs and Priority-Label buffers
  • Dependent data rates for Transmit and Receive
  • Meets the ARINC 429 specifications for loading, level detection, timing, and protocol
  • X1 PCIe X1 PCIexpress Bridge
  • FPGA, 32Mb SRAM, ARINC 429 Tx#1 RX#1 RX#2 RX#7 RX#8
  • X4 Channels IRIG-B Tx#4 I/O
  • Software selected data rate of 12.5 kbps or 100 kbps with automatic slew rate adjustment
  • Burst and continuous mode available
  • Programmable word length selection, with the parity bit generated automatically
  • Programmable Interrupt support
  • Differential IRIG B Input

 

Mechanical Interface

Switched Mezzanine Card (XMC) Interface confirming to ANSI/VITA 42.0-2008 (Auxiliary Standard)

Standard single-width (149mm x 74mm)

Electrical InterfacePCI Express x4 Link (Base Specification 2.1) compliant interface conforming to ANSI/VITA 42.3-2006 (PCI Express Protocol Layer Standard)
PCI Express SwitchPI7C9X2G312GP (Pericom)
PCI Express to PCI BridgeXIO2001 (Texas Instruments)
User configurable FPGA

TXMC639-10R: XC7K160T-2FBG676I (AMD)

TXMC639-11R: XC7K325T-2FBG676I (AMD)

SPI-FlashMT25QL128 (Micron) 128 Mbit (contains TXMC639 FPGA BRD) or compatible; +3.3 V supply voltage
DDR3 RAM2x MT41K256M16TW-107 (Micron) 256Meg x 32 bit
Board Configuration ControllerLCMXO2-7000HC (Lattice)
ADCLTC2320 -16 (Analog Devices)
DACAD5547BRUZ (Analog Devices)
A/D Channels

TXMC639-10R: 8 Differential 16bit A/D Channels

TXMC639-11R: 16 Differential 16bit A/D Channels

Input Configuration per BCC Device:

Input Voltage Ranges:

Differental : ±20.57 V, ±10.28 V or ±5.14 V

(Single-Ended: ±10.28 V, ±5.14 V or ±2.57 V)

All analog inputs are connected via an impedance converter and a second operation amplifier for level adjustment and filtering to the differential ADC inputs.

The -3 dB limit of this input stage is at approx. 8MHz

D/A Channels

TXMC639-10R: 4 Single-Ended 16 Bit D/A Channels

TXMC639-11R: 8 Single-Ended 16 Bit D/A Channels

Output range configurable per D/A channel.
Simultaneous Conversion for all D/A Channels.

Maximum single-ended Output Voltage – Vout: ±10 V

Maximum Output Drive Current for each Output: 10 mA

Maximum Capacitive Load for each Output: 1000 pF

Typical Settling Time for a 10 mA / 1000 pF: < 1 µs

Digital Front I/O Channels

32 digital I/O Lines

  • Default configured as 32 ESD-protected TTL lines
  • 16 I/O lines are configurable as 8 differential RS422 I/O lines with individual Termination enable.
Digital Rear I/O Channels

64 direct FPGA I/O lines to P14 Rear I/O connector

  • Can be used as single-ended or differential I/O
  • FPGA I/O Standard: LVCMOS25, LVTTL25 and LVDS25

4 MGT line to P16 Rear I/O connector

  • Each line consists of one differential RX and TX pair.
  • Transmission speeds of up to 3.125 Gb/s are possible.
Front I/OFront I/O Samtec – ERF8_050_01_L_D_RA_L_TR
P14 Rear I/O64 pin Mezzanine Connector (Molex 71436-2864 or compatible)
P16 Rear I/O114 pin Mezzanine Connector (Samtec – ASP-105885-01)
Power Requirements 1)

Depends on FPGA design

With TXMC639 Board Reference Design / without external load

 typical @ +12 V VPWRtypical @ +5 V VPWR
TXMC639-10R1.1 A2.5 A
TXMC639-11R1.3 A3.3 A
Temperature RangeOperating: – 40 °C to + 85 °C
Storage: – 55 °C to + 125 °C
MTBF 1)157 000 h to 161 000 h
Humidity5% – 95% non-condensing
Weight140 g

1) depends on variant, for further details see User Manual

 

TXMC639-10R

 

8x Analog In, 4x Analog Out, XC7K160T-2FBG676 Kintex™ 7 FPGA

AMD Kintex™ 7 FPGA (XC7K160T-2FBG676), 1GB DDR3, 8x Analog In, 4x Analog Out, 32x digital Front I/O, 64x direct FPGA Rear I/O Lines and 4x MGTs Rear I/O

TXMC639-11R

 

16x Analog In, 8x Analog Out, XC7K325T-2FBG676 Kintex™ 7 FPGA

AMD Kintex™ 7 FPGA (XC7K325T-2FBG676), 1GB DDR3, 16x Analog In, 8x Analog Out, 32x digital Front I/O, 64x direct FPGA Rear I/O Lines and 4x MGTs Rear I/O

SOFTWARE

Device Driver for Board Family with Reconfigurable FPGA

Data Sheet – Link-Here

User Manual – Link-Here

Share this product

LinkedIn
Scroll to Top

User Manual Request

Please submit your information & we will send you a link and password to access our product manual. 

Please submit your information & we will send you a link and password to access our product manual. 

Already have a password? Visit manuals page below.

Already have a password?
Visit manuals page below.