PDCATS

Precision Data Collection & Timing System

  • Data Acquisition & Interfaces:
  • Extended PCI & LAN for control and data download
  • Taps for USB, synchronous serial, asynchronous serial, and analog signals
  • High-impedance LAN taps for non-intrusive network monitoring
  • Precision Timing & GPS Integration:
  • GPS-based Time-Space Position Information (TSPI) logging
  • 100 ns resolution, 1 PPM drift (when GPS unlocked), 2 μs accuracy (GPS locked)

 

Share this product

LinkedIn

Got Questions?

PDCATS

Precision Data Collection & Timing System

  • Data Acquisition & Interfaces:
  • Extended PCI & LAN for control and data download
  • Taps for USB, synchronous serial, asynchronous serial, and analog signals
  • High-impedance LAN taps for non-intrusive network monitoring
  • Precision Timing & GPS Integration:
  • GPS-based Time-Space Position Information (TSPI) logging
  • 100 ns resolution, 1 PPM drift (when GPS unlocked), 2 μs accuracy (GPS locked)

 

The Precision Data Collection and Timing System (PDCATS) is a stand-alone module designed for high-precision data acquisition and timing synchronization. It communicates with a control computer via Extended PCI and LAN, integrates GPS-based precision timing, and captures data from multiple digital and analog sources. The system ensures accurate timestamped logging with internal solid-state storage
and supports real-time data downloads while logging.

More Features

Storage & Logging

  • 120GB+ solid-state storage, expandable
  • Simultaneous logging and real-time data download

Power & Battery System

  • Rechargeable, replaceable battery (8+ hours runtime)
  • External power input: 18–35V DC, max 4A
  • Auto-recharging when connected to external power

Environmental & Durability

  • Waterproof, ruggedized enclosure
  • MIL-STD-810G compliance for temperature, vibration, shock, and dust resistance

Status & Remote Monitoring

  • Power-good LED and built-in test (BIT) indicator
  • Remote status console with LAN connectivity
  • Displays battery life, data storage status, module activity, and configuration

Maintainability & Customization

  • Modular design for repairability
  • Field Programmable Gate Arrays (FPGA) – Altera-based
  • Firmware and device drivers provided

Applications

This is an ideal solution for:

  • Military & Defense – Tactical data collection, battlefield telemetry, and secure network monitoring
  • Industrial & Test Systems – High-precision data logging for automated testing and control
  • Aerospace & Avionics – GPS time-tagged data for flight testing and vehicle tracking
  • Cybersecurity & Network Analysis – Passive LAN data capture for forensic analysis

Available Software Drivers

  • C library DLLs
  • Linux® drivers
  • Windows® drivers

Mechanical

Parameter Specification

  • Shock: MIL-STD-810G (516.6, Proc. IV)
  • Vibration: MIL-STD-810G (514.6)
  • Humidity: MIL-STD-810G (507.5)
  • Blowing Rain, Sand & Dust: MIL-STD-810G (506.5, 510.5)

Operating Environment

  • Operating temperature: Industrial: -40ºC to +85ºC
  • Airflow requirement: 5CFM
  • Humidity: 5 to 90% (non-condensing)
  • Altitude: 0 to 10,000 feet

 

Ordering Information

  • OPDCATS-01
    Precision Data Collection and Timing System
    Module, Industrial Temp: -40ºC to +85
  • PDCATS-Console:
    Remote Status Console
  • PDCATS-Cable:
    Full Cable Set (Extended PCI, LAN, GPS)

Data Sheet – Link Here

  • Data Acquisition & Interfaces:
  • Extended PCI & LAN for control and data download
  • Taps for USB, synchronous serial, asynchronous serial, and analog signals
  • High-impedance LAN taps for non-intrusive network monitoring

  • Precision Timing & GPS Integration:
  • GPS-based Time-Space Position Information (TSPI) logging
  • 100 ns resolution, 1 PPM drift (when GPS unlocked), 2 μs accuracy (GPS locked)
 

 

Mechanical Interface

Switched Mezzanine Card (XMC) Interface confirming to ANSI/VITA 42.0-2008 (Auxiliary Standard)

Standard single-width (149mm x 74mm)

Electrical InterfacePCI Express x4 Link (Base Specification 2.1) compliant interface conforming to ANSI/VITA 42.3-2006 (PCI Express Protocol Layer Standard)
PCI Express SwitchPI7C9X2G312GP (Pericom)
PCI Express to PCI BridgeXIO2001 (Texas Instruments)
User configurable FPGA

TXMC639-10R: XC7K160T-2FBG676I (AMD)

TXMC639-11R: XC7K325T-2FBG676I (AMD)

SPI-FlashMT25QL128 (Micron) 128 Mbit (contains TXMC639 FPGA BRD) or compatible; +3.3 V supply voltage
DDR3 RAM2x MT41K256M16TW-107 (Micron) 256Meg x 32 bit
Board Configuration ControllerLCMXO2-7000HC (Lattice)
ADCLTC2320 -16 (Analog Devices)
DACAD5547BRUZ (Analog Devices)
A/D Channels

TXMC639-10R: 8 Differential 16bit A/D Channels

TXMC639-11R: 16 Differential 16bit A/D Channels

Input Configuration per BCC Device:

Input Voltage Ranges:

Differental : ±20.57 V, ±10.28 V or ±5.14 V

(Single-Ended: ±10.28 V, ±5.14 V or ±2.57 V)

All analog inputs are connected via an impedance converter and a second operation amplifier for level adjustment and filtering to the differential ADC inputs.

The -3 dB limit of this input stage is at approx. 8MHz

D/A Channels

TXMC639-10R: 4 Single-Ended 16 Bit D/A Channels

TXMC639-11R: 8 Single-Ended 16 Bit D/A Channels

Output range configurable per D/A channel.
Simultaneous Conversion for all D/A Channels.

Maximum single-ended Output Voltage – Vout: ±10 V

Maximum Output Drive Current for each Output: 10 mA

Maximum Capacitive Load for each Output: 1000 pF

Typical Settling Time for a 10 mA / 1000 pF: < 1 µs

Digital Front I/O Channels

32 digital I/O Lines

  • Default configured as 32 ESD-protected TTL lines
  • 16 I/O lines are configurable as 8 differential RS422 I/O lines with individual Termination enable.
Digital Rear I/O Channels

64 direct FPGA I/O lines to P14 Rear I/O connector

  • Can be used as single-ended or differential I/O
  • FPGA I/O Standard: LVCMOS25, LVTTL25 and LVDS25

4 MGT line to P16 Rear I/O connector

  • Each line consists of one differential RX and TX pair.
  • Transmission speeds of up to 3.125 Gb/s are possible.
Front I/OFront I/O Samtec – ERF8_050_01_L_D_RA_L_TR
P14 Rear I/O64 pin Mezzanine Connector (Molex 71436-2864 or compatible)
P16 Rear I/O114 pin Mezzanine Connector (Samtec – ASP-105885-01)
Power Requirements 1)

Depends on FPGA design

With TXMC639 Board Reference Design / without external load

 typical @ +12 V VPWRtypical @ +5 V VPWR
TXMC639-10R1.1 A2.5 A
TXMC639-11R1.3 A3.3 A
Temperature RangeOperating: – 40 °C to + 85 °C
Storage: – 55 °C to + 125 °C
MTBF 1)157 000 h to 161 000 h
Humidity5% – 95% non-condensing
Weight140 g

1) depends on variant, for further details see User Manual

 

TXMC639-10R

 

8x Analog In, 4x Analog Out, XC7K160T-2FBG676 Kintex™ 7 FPGA

AMD Kintex™ 7 FPGA (XC7K160T-2FBG676), 1GB DDR3, 8x Analog In, 4x Analog Out, 32x digital Front I/O, 64x direct FPGA Rear I/O Lines and 4x MGTs Rear I/O

TXMC639-11R

 

16x Analog In, 8x Analog Out, XC7K325T-2FBG676 Kintex™ 7 FPGA

AMD Kintex™ 7 FPGA (XC7K325T-2FBG676), 1GB DDR3, 16x Analog In, 8x Analog Out, 32x digital Front I/O, 64x direct FPGA Rear I/O Lines and 4x MGTs Rear I/O

SOFTWARE

Device Driver for Board Family with Reconfigurable FPGA

Data Sheet – Link-Here

User Manual – Link-Here

Share this product

LinkedIn
Scroll to Top

User Manual Request

Please submit your information & we will send you a link and password to access our product manual. 

Please submit your information & we will send you a link and password to access our product manual. 

Already have a password? Visit manuals page below.

Already have a password?
Visit manuals page below.