<?xml version="1.0" encoding="UTF-8"?><rss version="2.0"
	xmlns:content="http://purl.org/rss/1.0/modules/content/"
	xmlns:wfw="http://wellformedweb.org/CommentAPI/"
	xmlns:dc="http://purl.org/dc/elements/1.1/"
	xmlns:atom="http://www.w3.org/2005/Atom"
	xmlns:sy="http://purl.org/rss/1.0/modules/syndication/"
	xmlns:slash="http://purl.org/rss/1.0/modules/slash/"
	>

<channel>
	<title>Products &#8211; ALPHI Technology</title>
	<atom:link href="https://www.alphitech.com/products/feed/" rel="self" type="application/rss+xml" />
	<link>https://www.alphitech.com</link>
	<description></description>
	<lastBuildDate>Mon, 20 Apr 2026 19:01:23 +0000</lastBuildDate>
	<language>en</language>
	<sy:updatePeriod>
	hourly	</sy:updatePeriod>
	<sy:updateFrequency>
	1	</sy:updateFrequency>
	<generator>https://wordpress.org/?v=6.9.4</generator>

<image>
	<url>https://www.alphitech.com/wp-content/uploads/2024/10/cropped-AlphiLogo-A-Flavicon-100x100.png</url>
	<title>Products &#8211; ALPHI Technology</title>
	<link>https://www.alphitech.com</link>
	<width>32</width>
	<height>32</height>
</image> 
	<item>
		<title>CPCISC2</title>
		<link>https://www.alphitech.com/products/cpci-3u/cpcisc2/</link>
		
		<dc:creator><![CDATA[Ryan]]></dc:creator>
		<pubDate>Mon, 20 Apr 2026 18:55:24 +0000</pubDate>
				<guid isPermaLink="false">https://www.alphitech.com/?post_type=product&#038;p=7316</guid>

					<description><![CDATA[CPCI Slave Dual Industry Pack Carrier 3U]]></description>
										<content:encoded><![CDATA[<ul>
<li>Backward compatible with Systran CPCISC2</li>
<li>Slave dual industry pack carrier, CPCI 3U format</li>
<li>5 volts PCI signaling</li>
<li>Support for up to two IP modules</li>
<li>8 MHz IP operation Per slot</li>
<li>Direct I/O or Memory mapped access from CPCI bus via PCI Chip</li>
<li>Supports double-wide form factor Industry Pack</li>
<li>Full interrupt support of host</li>
<li>Front panel I/O connectors for all IP’s</li>
<li>Up to 100 I/O’s on one single slot</li>
</ul>
]]></content:encoded>
					
		
		
			</item>
		<item>
		<title>QMC-1553-3</title>
		<link>https://www.alphitech.com/products/qmc/qmc-1553-3/</link>
		
		<dc:creator><![CDATA[Ryan]]></dc:creator>
		<pubDate>Tue, 11 Nov 2025 00:45:59 +0000</pubDate>
				<guid isPermaLink="false">https://www.alphitech.com/?post_type=product&#038;p=7129</guid>

					<description><![CDATA[QMC 1553 Dual-Redundant Communication Module for QMC Systems Bus Controller, Concurrent Monitor, &#38; Multiple RT Support]]></description>
										<content:encoded><![CDATA[<ul>
<li>QMC PCI Express x1 lane interface</li>
<li>Compact QMC module providing up to three dual-redundant MIL-STD-1553 channels for rugged and embedded applications.</li>
<li>Multiprotocol support: MIL-STD-1553A/B STANAG-3838 and MIL-STD-1760</li>
<li>2 MB (64 K × 36) per Channel</li>
<li>Programmable mode: Bus Controller, Remote Terminal with concurrent bus monitor</li>
<li>IRIG-106 Chapter 10 monitor</li>
<li>Emulate up to 31 RT addresses simultaneously</li>
<li>Filter based on RT address, T/R bit, sub-address</li>
<li>Transformer coupled</li>
<li>Up to Twenty Four I/O LVTTL/TTL Support configurable 3.3V/5V</li>
</ul>
]]></content:encoded>
					
		
		
			</item>
		<item>
		<title>QMC-XCAU7P</title>
		<link>https://www.alphitech.com/products/qmc/qmc-xcau7p/</link>
		
		<dc:creator><![CDATA[Ryan]]></dc:creator>
		<pubDate>Tue, 11 Nov 2025 00:42:22 +0000</pubDate>
				<guid isPermaLink="false">https://www.alphitech.com/?post_type=product&#038;p=7132</guid>

					<description><![CDATA[QMC PCIe x4 User Reconfigurable AMD-XILINX ARTIX ULTRASCALE+ FPGA 20 Channels RS-422/485 OR 40 Channels LVTTL]]></description>
										<content:encoded><![CDATA[<ul>
<li>QMC PCI Express x4 lane interface</li>
<li>QMC 26mm x 78.25 mm</li>
<li>User-reconfigurable AMD-Xilinx Artix UltraScale+ FPGA</li>
<li>Up to 20 Pairs RS-422/485 bidirectional channels, 20Mb/s data rate per channel, software-selectable half or full duplex, or Up to 40 Channels LVTTL</li>
<li>Software-selectable 120Ω termination</li>
<li>Software-programmable interrupts for Change-of-State/Level detection</li>
<li>High Precision User Clock PPB Input on Board</li>
<li>Optional ARINC-429 Receiver</li>
</ul>
]]></content:encoded>
					
		
		
			</item>
		<item>
		<title>PCIe-4QMC</title>
		<link>https://www.alphitech.com/products/pcie/pcie-4qmc/</link>
		
		<dc:creator><![CDATA[Ryan]]></dc:creator>
		<pubDate>Tue, 11 Nov 2025 00:39:09 +0000</pubDate>
				<guid isPermaLink="false">https://www.alphitech.com/?post_type=product&#038;p=7137</guid>

					<description><![CDATA[PCIe-4QMC Carrier — Four VITA 93 QMC Sites]]></description>
										<content:encoded><![CDATA[<ul>
<li>Supports up to four (4) single-width VITA© 93 QMC modules</li>
<li>PCIe Gen3 x8 host interface (Gen2 fallback compatible)</li>
<li>Backward compatible with PCIe r1.0a / 1.1 / 2.0 / 3.0</li>
<li>Provides up to PCIe Gen2 x4 lanes per QMC site</li>
<li>Each QMC slot (Slot 1 – Slot 4) provides a Px2 I/O interface, supporting up to 40 single-ended or 20 differential pairs per slot</li>
<li>VITA 93 dual-connector topology per site for Host and I/O</li>
<li>Front-panel I/O via high-density connectors</li>
<li>Per-site fused power protection</li>
<li>Full-height, half-length PCIe form factor 111.15 mm (4.376 in) x 167.65 mm (6.6 in)</li>
</ul>
]]></content:encoded>
					
		
		
			</item>
		<item>
		<title>M.2-ARINC429</title>
		<link>https://www.alphitech.com/products/m-dot-2/m-2-arinc429/</link>
		
		<dc:creator><![CDATA[Ryan]]></dc:creator>
		<pubDate>Mon, 21 Jul 2025 20:00:36 +0000</pubDate>
				<guid isPermaLink="false">https://www.alphitech.com/?post_type=product&#038;p=6976</guid>

					<description><![CDATA[M.2 22X60 B &#38; M Key PCIe x1 ARINC 429 Controller up to 4 TX and 8 RX]]></description>
										<content:encoded><![CDATA[<ul>
<li>ARINC 429-based M.2 card ARINC controller</li>
<li>M.2 PCI Express x1 lane interface</li>
<li>M.2 2260 support Key B &amp; M</li>
<li>Up to 4 transmitter and 8 receiver channels for ARINC controller</li>
<li>Programmable label recognition for 256 labels per channel</li>
<li>32 x 32 Receive FIFOs and priority-label buffers</li>
<li>Dependent data rates for transmit and receive</li>
<li>Meets the ARINC 429 specifications for loading, level detection, timing, and protocol</li>
</ul>
]]></content:encoded>
					
		
		
			</item>
		<item>
		<title>PXIe-XMC-IO</title>
		<link>https://www.alphitech.com/products/pxie/pxie-xmc-io/</link>
		
		<dc:creator><![CDATA[Ryan]]></dc:creator>
		<pubDate>Mon, 16 Jun 2025 00:29:11 +0000</pubDate>
				<guid isPermaLink="false">https://www.alphitech.com/?post_type=product&#038;p=6761</guid>

					<description><![CDATA[PXIexpress to XMC Non Intelligent Carrier with I/O Interface to Rear I/O]]></description>
										<content:encoded><![CDATA[<ul>
<li>3U PXIe form factor</li>
<li>Single XMC carrier slot</li>
<li>XMC Complies with ANSI/VITA 42.0-2008</li>
<li>PXI Express x8 Lanes</li>
<li>X8 Lanes support up to 8Gbps</li>
<li>PCIeGen-1,2,and3 Capable</li>
<li>Connect User I/O from XMC to Clock and Trigger lane on XJ4</li>
<li>On board XMC JTAG connector</li>
<li>FPGA I/O bank control to PXI interface including Trigger and Clock</li>
</ul>
]]></content:encoded>
					
		
		
			</item>
	</channel>
</rss>
