IP-AD1Meg

4 Channel 1Meg Simultaneous IndustryPack Module

REFERENCE MANUAL

799-14-001-4000
Version 1.4
June 2003

ALPHI TECHNOLOGY CORPORATION

6202 S. Maple Avenue #120
Tempe, AZ 85283 USA
Tel: (480) 838-2428
Fax: (480) 838-4477

NOTICE

The information in this document has been carefully checked and is believed to be entirely reliable. While all reasonable efforts to ensure accuracy have been taken in the preparation of this manual, ALPHI TECHNOLOGY assumes no responsibility resulting from omissions or errors in this manual, or from the use of information contain herein.

ALPHI TECHNOLOGY reserves the right to make any changes, without notice, to this or any of ALPHI TECHNOLOGY's products to improve reliability, performance, function or design.

ALPHI TECHNOLOGY does not assume any liability arising out of the application or use of any product or circuit described herein; nor does ALPHI TECHNOLOGY convey any license under its patent rights or the rights of others.

TABLE OF CONTENTS

6/6/03 Revision 1.2 ademdum – Changed I/O map reflect IP specification byte access. Correct all addressing, and added 8/32Mhz access.

6/13/03 Revision 1.3 ademdum – correct Jumper Drawing.

1. GENERAL DESCRIPTION

1.1 INTRODUCTION

The **IP-AD1Meg** is a 16 bit single width IP module designed for high speed burst A/D data acquisition in 16 bits. The primary features of the **IP-AD1Meg** are:

- Four channels of simultaneous 16 bit A/D acquisition, operating at a maximum rate of 1 Meg-Hertz. Inputs are bipolar +/- 10V, +/- 5V, +/- 2.5V differential and unipolar 0V to 10V, 0V to 5V, 0V to 2.5V.
- Up to 64K of samples stored divided among active A/D converters in onboard FIFO memory.
- Full support for pre-trigger and post trigger acquisition.
- Sampling clock selected from one of the following sources: Internal divider (IPCLK / N), IPSTROBE, and external clock.
- Trigger event selected from one of the following sources: Write to IP register, IPSTROBE, and external trigger.
- Continuous streaming acquisition is also possible at lower throughput.
- IP bus operates at 8 or 32 MHz.

1.2 IDSPACE

Up to 32 bytes of registered data provide information about the module to the User. The lower address contains data related to the type of module, revision, etc. Only ODD addresses are valid.

ID space address	Description	Value
$01	ASCII “I”	$49
$03	ASCII “P”	$50
$05	ASCII “A”	$41
$07	ASCII “H”	$48
$09	Manufacturer identification	$11
$0B	Module type	$0C
$0D	Revision module	$0A
$0F	Reserved	
$11	Driver ID,low byte	

$13	Driver ID,high byte	
$15	Number of bytes used	$0A
$17	CRC	
$19-$3F	User space	

Table 1-1 IDSEL0 SPACE byte content

1.3 FUNCTIONAL DESCRIPTION

A data flow block diagram of the **IP-AD1Meg** is presented in Figure 1-1.



Figure 1.1: Data Flow Block Diagram

A/D samples are acquired and stored into the 16 bit FIFO when acquisition has been started. Once the pre-trigger data has been acquired (FIFO /PAE goes from low to high), triggering becomes active. Further, acquisition before the trigger that are seen will result in the earliest data being discarded at the same time new data is saved, thus maintaining the most recent data in the FIFO.

Once the trigger event is seen, no more data is discarded from the FIFO, and acquisition proceeds until the FIFO is full (FIFO /FF becomes low). At this point,

the acquisition stops, and the HOST can read the data from the IP. Interrupts can be sent to the HOST at Event and at acquisition finished.

If desired, such as for a continuous acquisition, data can be read from the FIFO while acquisition is in progress, for continuous streaming. Unfortunately, it will not be possible to maintain a high sampling rate in this scenario due to the time constraints of the IP interface.

1.4 SOFTWARE SUPPORT

The **IP-AD1Meg** is supported under *Windows NT* / 2000 by two sample programs, which are supplied with the IP in the board support package. Both examples are designed to work with an IPM type carrier from ALPHI, such as the PCI-4IPM.

One sample program, called SnapShot, fully exercises the IP module in pre- and post-trigger modes, and displays the data to the screen. Data can be stored to a file and can be reloaded in the program at a later time.

The second program, called DrawIpAdc, operates the IP in continuous mode, and displays the data to the screen.

Full source to both the DSP code and the applications are provided.

2. THEORY OF OPERATION

2.1 ANALOG INPUTS

Four differential analog inputs are provided. By default, the inputs are high impedance +/- 10V, +/- 5V, +/- 2.5V differential and unipolar 0V to 10V, 0V to 5V, 0V to 2.5V. A/D Converters

There are four A/D converters. The A/D converters operate continuously at the selected sampling rate. Results are either stored in the FIFO or discarded when appropriate. Only selected channels are saved into the FIFO, so that depth per channel is proportional to number of channels saved.

2.1.1 BURST MODE

The customer may desire to think of the IP module as similar to a Digital Storage Oscilloscope (DSO). A DSO can store and display several waveforms and can record signals prior to the trigger. The trigger point is completely configurable by reprogramming the FIFO's programmable empty flag. This is easily done, and the software DSP examples demonstrate how.

Setting up and operating this type of acquisition is easy. First, the *Clock* and *Trigger Sources* need to be configured. If internal clocking is used, then the divisor needs to be programmed as well. In this mode, *Arming Source* should be set to PAE. The FIFO should be reset, and the desired PAE point programmed into the FIFO.

When the application is ready to capture data, it should write to the **Start Acquisition** address (value is not important). This action will cause data to be stored into the FIFO (previous conversions are dropped as they finished). Conversions will be saved in the FIFO until the programmed number of samples raises PAE. At this point, the trigger is armed, and further writes to the FIFO result in corresponding reads from the FIFO, discarding the earliest data.

Once the trigger event is seen (external signal, IPSTROBE, or software write to **Trigger Event**), then the earliest data is no longer be discarded, and the FIFO fills to full.

Sampling continues until the FIFO FF flag is low, stopping the acquisition. If an early end to acquisition is desired, a write to **Stop Acquisition** will accomplish this.

Interrupts may be generated by PAE going high (indicating that triggering is now active) and by FF going low (indicating that the acquisition is now finished).

2.1.2 CONTINUOUS MODE

If alternatively, continuous acquisition is desired, then the following procedure is used. Remember that in a real world scenario, it is not possible to read the data

at the maximum rate that the IP is capable of. There is no way to predict the exact performance as it depends on the carrier board and the application.

Setting up and operating this type of acquisition is also easy. First, the *Clock Source* need to be configured. If internal clocking is used, then the divisor needs to be programmed as well. For *Trigger Source*, select Software Strobe Only. Set *Arming Source* to Never Discard. The FIFO should be reset, and the desired PAE point programmed into the FIFO.

Interrupts can be generated by PAE going high (indicating that the programmed number of samples is available to read from the FIFO).

When it is desired to start acquisition, write to **Start Acquisition** and then **Trigger Event**. When it is desired to stop acquisition, write to **Stop Acquisition**.

2.1.3 INTERRUPTS

Interrupts can be generated from two events:

- When the acquisition has stopped because FF has gone low.
- When the specified pretrigger is reached because PAE has gone high.
- When the specified number of samples are in the FIFO because PAE has gone high. (Continuous mode)

3. INTERFACE TO THE IP CARRIER

The IP carrier controls this IP via a set of registers in IP IOSPACE. There is no memory on this IP.

3.1 REGISTERS

These registers are accessed in 16 bit mode. All the registers are 8 bits wide except for the FIFO which is 16 bits wide. The addresses are provided both referenced to the IP space, as well as the addresses utilized on the PCI-4IPM, assuming that the IP is installed in slot A.

32BIT	R/W	BITS	WS@ 32MHz	Register
0x01	R/W	7-0	2	Internal Clock Divisor 0
0x03	R/W	7-0	2	Internal Clock Divisor 1
0x05	R/W	7-0	2	Internal Clock Divisor 2
0x07	W	3-0	2	Channel Mask
0x09	WS	N/A	2	Trigger Event
0x0B				Unused
0x0D	WS	N/A	2	Stop Acquisition
0x0F	R/W	7-0	2	Acquisition Control Register
0x11	R/W	7-0	2	Source Intreq1
0x13	W		2	Clear Intreq0 latch
0x15				Unused
0x17	R/W	7-0	2	FIFO Control / Status
0x19	WS	N/A	2	Reset FIFO
0x1A	R/W	15-0	2	Hardware FIFO
0x1C				Unused
0x1E				Unused
0x20				Unused
0x22				Unused
0x24				Unused
0x26	WS	N/A	2	Start Acquisition
0x28	R/W	7-0	2	Interrupt Vector register
0x2A	W	7-0		A/D converter setup
0x30 -	R	7-0		FIFO DMA
0x3F	R	7-0		FIFO DMA

Table 3.2 IO Registers

3.1.1 INTERNAL CLOCK DIVISOR [0, 1, 2]

These three 8 bit registers combine to form one 24 bit register which serves as a divisor on the IP clock when internal sampling clock is selected. Note this IP runs at 8Mhz and 32Mhz. Look at quick programming reference for samples to program divisor.

$$SamplingRate = \frac{IPClockFreq}{N+1}$$

3.1.2 CHANNEL MASK

Bit 3	Bit 2	Bit 1	Bit 0
CH3	CH2	CH1	CH0

This 4 bit register allows for enabling or disabling the appropriate channels from the FIFO. If the appropriate bit is set (1), then the channel is not stored into the FIFO. If the bit is cleared (0), then the channel is stored in the FIFO.

Channels are stored in order, starting with channel 0.

3.1.3 TRIGGER EVENT

A write to this register will cause the trigger to occur, regardless of the setting in the **Acquisition Control Register**.

3.1.4 STOP ACQUISITION

A write to this register will stop acquisition immediately. The FIFO will probably not have full capacity stored, but a full set of samples from all enabled channels will have been stored.

3.1.5 ACQUISITION CONTROL REGISTER

Bits 7-6	Bits 5-4	Bits 3-2	Bits 1-0
Sampling Clock Source	Trigger Source	Stop Acquisition Source	Trigger Enable Source

This register allows for the configuration of the acquisition state machine.

Sampling Clock Source determines where the A/D converters get their start conversion source from.

Sampling Clock Source	Meaning
0	Internal Sampling Clock (IP Clock divided by Divisor)
1	IPSTROBE
2	External Clock from connector

Trigger Source determines what event causes the acquisition to switch from pre-triggered to post-triggered. A write to **Software Strobe** will always cause a trigger, provided the pre-trigger data has been acquired.

Trigger Source	Meaning
0	**Software Strobe** only
1	IPSTROBE
2	External Trigger from connector

Stop Acquisition Source determines the cause of ending the acquisition. It should probably be set to FF.

Stop Acquisition Source	Meaning
0	FIFO FF Flag
1	FIFO PAF Flag

Trigger Enable Source determines how the state machine decides that the trigger should be enabled. For burst acquisition, set to Enable After PAE Satisfied. For continuous acquisition, set to Always Enabled.

Trigger Enable Source	Meaning
0	Enable After PAE Satisfied
1	Always Enabled

3.1.6 SOURCE INTREQ1

This register allows to enable one signal source that will generate an interrupt Intereq1 .

BIT 07	BIT 06	BIT 05	BIT 04	BIT 03	BIT 02	BIT 01	BIT 00
Not Used	Not Used	END_ ACQ_ OUT	FIFO EF	FIFO PAE	FIFO HF	FIFO PAF	FIFO FF

FIFO FF

This bit, when low (0), indicates that there are 16384 samples stored in the hardware FIFO. It is usually an indication that the acquisition is completed.

FIFO PAF

This bit, when low (0), indicates that there is a programmable number of samples stored in the hardware FIFO. It has no meaning for the acquisition modes discussed in this manual.

FIFO HF

This bit, when low (0), indicates that there is a 16384/2 samples number of samples stored in the hardware FIFO. It has no meaning for the acquisition modes discussed in this manual.

FIFO PAE

This bit, when low (0), indicates that there is less than a programmable number of samples stored in the hardware FIFO. When this bit goes high, it indicates that the pre-trigger sampling requirement has been met, and that it is now possible to trigger the acquisition. In continuous modes, this bit being high

indicates that there are N samples ready to be read, where N-1 is the number programmed in the FIFO.

FIFO EF
This bit, when low (0), indicates that there are no samples stored in the hardware FIFO.

END_ACQ_OUT
When the acquisition cycle is ended a raising signal will generate an interrupt.

Note:

The interrupt Intreq1 is latched. To reset the latch, a read of the FIFO Control/Status register is needed.

3.1.7 FIFO CONTROL / STATUS

This register allows for querying the current state of the hardware FIFO flags and a means to program the FIFO.

BIT 07	BIT 06	BIT 05	BIT 04	BIT 03	BIT 02	BIT 01	BIT 00
FIFO FF	FIFO PAF	FIFO PAE	FIFO EF	N/A	N/A	N/A	FIFO REG

FIFO FF
This bit, when low (0), indicates that there are 16384 samples stored in the hardware FIFO. It is usually an indication that the acquisition is completed.

FIFO PAF
This bit, when low (0), indicates that there is a programmable number of samples stored in the hardware FIFO. It has no meaning for the acquisition modes discussed in this manual.

FIFO PAE
This bit, when low (0), indicates that there is less than a programmable number of samples stored in the hardware FIFO. When this bit goes high, it indicates that the pre-trigger sampling requirement has been met, and that it is now possible to trigger the acquisition. In continuous modes, this bit being high indicates that there are N samples ready to be read, where N-1 is the number programmed in the FIFO.

FIFO EF
This bit, when low (0), indicates that there are no samples stored in the hardware FIFO.

FIFO REG

This bit, when cleared to low (0), causes writes to **Hardware FIFO** to be placed into the FIFO for testing purposes. Reads of **Hardware FIFO** will access the contents of the FIFO. When the bit is set high (1), writes to and reads of the FIFO will access the FIFO programming registers.

3.1.8 RESET THE HARDWARE FIFO

A write to this location will reset the hardware FIFO to empty. It is required to initialize the FIFO before any access is made.

3.1.9 HARDWARE FIFO

If the **FIFO REG** bit is clear (0), then a read of this location will respond with the oldest pair of samples in the FIFO. If the **FIFO REG** bit is set (1), then a read of this location will read the internal configuration registers of the FIFO.

Data is stored as 16 bit WORDs in 2's complement format. Only enabled channels will be found in the FIFO. See **Channel Mask** for details.

If the **FIFO REG** bit is clear (0), then a write to this location will directly add the value to the FIFO for testing purposes. If the **FIFO REG** bit is set (1), then a write to this location will program the internal configuration registers of the FIFO.

The FIFO is actually an IDT 72285 or equivalent.

3.1.10 START ACQUISITION

A write to this register will start acquisition immediately. Data will be stored until the pre-trigger condition is met (PAE goes high). At this time, old data will be discarded from the FIFO as new data is written into the FIFO.

If continuous acquisition is desired, then a write here must be followed with a write to **Trigger Acquisition**.

3.1.11 INTERRUPT VECTOR REGISTER

A 8 bit Interrupt Vector register is available for future applications

3.1.12 A/D CONVERTER REGISTER

This 8 bit register has direct control of the functionality of the A/D converter. The explanations below with give some ideas of how to tweak the performance of the converters. This register is default 00 with each IP-RESET.

BIT 07	BIT 06	BIT 05	BIT 04	BIT 03	BIT 02	BIT 01	BIT 00
OB-2C	Warp	Impulse	Byte Swap	N/A	N/A	N/A	N/A

BYTESWAP

When this bit is default low, the LSB is output on D[7:0] and the MSB is output on D[15:8]. When set high, the LSB is output on D[15:8] and the MSB is output on D[7:0].

IMPULSE

When set HIGH and WARP LOW, this selects a reduced power mode. In this mode, the power dissipation is approximately proportional to the sampling

WARP

When set HIGH and IMPULSE LOW, this selects the fastest mode, the maximum throughput is achievable, and a minimum conversion rate must be applied in order to guarantee full specified accuracy. When LOW, full accuracy is maintain independent of the minimum conversion rate.

OB/2C

When OB/2C is HIGH, the digital output is straight binary; when LOW, the MSB is invert, resulting in a two's complement output from its internal shift register.

FIFO DMA

There are eight locations ($28 - $2F) that give you direct access to the FIFO memory. The read of each address increments as the data is taken from the same location.

3.2 RESET SIGNALS

The **IP-AD1Meg** is reset when the IP carrier issues a reset.

3.3 CONNECTORS AND JUMPERS

The connector and jumpers placement is depicted below.



Figure 3.1: Connector & Jumpers Locations

3.3.1 CONNECTOR DESCRIPTIONS

IP External I/O Connector (J2)

A 50 pin subminiature D shelled connector is used to route the analog signals to the IP. The IP carrier then takes these signals and presents them for customer use. See the documentation for the IP carrier for more details.

The signals are routed as follows.

Pin	Connection	Pin	Connection
1		26	
2		27	
3		28	
4		29	
5		30	
6	INGND01	31	INGND01
7	IN01-	32	IN01+
8		33	
9		34	
10	INGND02	35	INGND02
11	IN02-	36	IN02+
12		37	
13		38	
14	INGND03	39	INGND03
15	IN03-	40	IN03+
16		41	
17		42	
18	INGND04	43	INGND04
19	IN04-	44	IN04+
20		45	
21		46	DGND
22		47	EXTCLK
23	CLKOUT	48	DGND
24	EVENT	49	EXTTRIG
25	TRIG OUT	50	DGND

Table 3.3: IP External I/O Connector (J2)

3.3.2 JUMPERS DESCRIPTIONS

Input level Ch#1	W4
+/-10v	1-3, 4-6, 8-10
+/-5v	1-2, 4-6, 8-10

+/-2.5v	1-2, 4-6, 9-10
0 -+10v	1-2, 3-5, 8-10
0 -+5v	1-2, 3-5, 9-10
0 -+2.5v	1-2, 5-7, 9-10
Input level Ch#2	**W3**
+/-10v	1-3, 4-6, 8-10
+/-5v	1-2, 4-6, 8-10
+/-2.5v	1-2, 4-6, 9-10
0 -+10v	1-2, 3-5, 8-10
0 -+5v	1-2, 3-5, 9-10
0 -+2.5v	1-2, 5-7, 9-10

Input level Ch#3	**W2**
+/-10v	1-3, 4-6, 8-10
+/-5v	1-2, 4-6, 8-10
+/-2.5v	1-2, 4-6, 9-10
0 -+10v	1-2, 3-5, 8-10
0 -+5v	1-2, 3-5, 9-10
0 -+2.5v	1-2, 5-7, 9-10
Input level Ch#4	**W1**
+/-10v	1-3, 4-6, 8-10
+/-5v	1-2, 4-6, 8-10
+/-2.5v	1-2, 4-6, 9-10
0 -+10v	1-2, 3-5, 8-10
0 -+5v	1-2, 3-5, 9-10
0 -+2.5v	1-2, 5-7, 9-10

4. QUICK REFERENCE FOR PROGRAMMING AD41MEG FIFO

This procedure will explain how to program the internal divider clock, set the FIFO pointer and acquire the data injected on the I/O channels.

Each address starts from the base of the I/O space different carriers might vary.

Follow the procedure in the order it's written do not skip any steps.

Program the Internal sample clock

- At 8Mhz to set the Internal Clock at 200uS do the following.
- $00 - Internal clock divisor 0, write $3F.
- $03 - Internal clock divisor 1, write $6.
- At 32Mhz to set the Internal Clock at 200uS do the following.
- $01 - Internal clock divisor 0, write $FF.
- $03 - Internal clock divisor 1, write $18.

Clear Intreq0 latch

- $13 - Write $0 - This clears Intreq0. INTREQ-0 is used only to inform the beginning of the first acquisition cycle. It will stay low until reset. It has no effect on further behavior of the state machine.

Program PAE pointer.

- $17 - FIFO control/status, write $1 this sets FIFO_REG bit to "1". This enables and allows access of the FIFO programming registers.
- $19 - Hardware FIFO reset, write $0 a write to this location will reset the hardware FIFO.
- Program FIFO register. (example 64 locations)
- $1A - Hardware FIFO, should read $7F (PAE = 128 locations)
- $1A - Hardware FIFO, write $3F (PAE = 64 locations).

Close FIFO register

- $17 - FIFO control/status, write $0 FIFO_Register bit = "0". Now we are in FIFO data normal mode. Data are written inside the FIFO and data can be read from the FIFO.

Start FIFO acquisition.

- $27 - Start Acquisition, write $0. A write to this register will start acquisition immediately.
- After starting acquisition – you should see INT_REQ0 go low when PAE pointer has reached 64 locations and stay low.

End acquisition

FIFO is full, lets read the data from the FIFO

$17 - FIFO control/status, read of FIFO status register should be $30.

BIT 07	BIT 06	BIT 05	BIT 04	BIT 03	BIT 02	BIT 01	BIT 00
FIFO FF	FIFO PAF	FIFO PAE	FIFO EF	FIFO HF	N/A	N/A	FIFO REG

- $1A - Hardware FIFO, read data in the FIFO = 1 time. This will clear the FIFO-FF.
- $17 - FIFO control/status, FIFO-FF should be back to a 1 – should read $B0.
- If read more than 64 times then the PAF will be cleared and should read $F0.

Once the data in the FIFO has been read, write to address $9 the value $0 this will clear Intreq0 and then start the next FIFO access.

5. FIFO BURST ACQUISITION

Acquisition will start upon receiving a software command

- generate an interrupt at PAE pointer location (127 locations from beginning if not programmed)
- fill the FIFO and stop when FF is activated (low)

Example show how to program the FIFO pointer (PAE and PAF) if needed,

Start the acquisition, read the FIFO register pointer. Read data from FIFO and start over again

Program the sample clock (Here IPclock is 32 MHz).

- At 8Mhz to set the Internal Clock at 200uS do the following.
- $00 - Internal clock divisor 0, write $3F.
- $03 - Internal clock divisor 1, write $6.
- At 32Mhz to set the Internal Clock at 200uS do the following.
- $01 - Internal clock divisor 0, write $FF.
- $03 - Internal clock divisor 1, write $18.

Clear Intreq0 latch

- $13 write $0 Note: Intreq0 sole source is PAE active(high)

Program PAE and PAF pointer (optional)

- PAE is equal to 127 upon hardware FIFO reset or Power on reset. PAF is equal to FIFO full less 127 location
- $17 - FIFO control/status, write $1 set FIFO_REG bit to “1” high allows access of the FIFO programming registers (PAE and PAF pointers). Note: Read or write at this same address provides access to the registers in a circular mode.
- $19 - Hardware FIFO reset, write $0 a write to this location will reset the hardware FIFO and enable access to the FIFO registers. When reset goes high, status of FIFO_REG bit defines access to FIFO registers or data FIFO.
- Program FIFO register. (example 64 locations)
- $1A - Hardware FIFO, should read $7F (PAE = 128 locations)
- $1A - Hardware FIFO, write $3F (PAE = 64 locations).
- $17 - FIFO control/status, write $0 FIFO_Register bit = “0”. Now we are in FIFO data normal mode (data are written inside the FIFO at end of conversion). Data can be read from the FIFO.

Start FIFO acquisition.

- $26 - Start Acquisition, write $0 A write to this register will start acquisition immediately.
- After starting acquisition - should see INT_REQ0 go low when PAE pointer is reached and stay low.
- A display of the signal WR_FIFO will show 8 access (each pulse is 8 FIFO writes) before INT-REQ0 goes low.
- Acquisition will continue until FIFO is FIFO FF active (default). PAF can be selected by programming register $7 Acquisition Control register

End acquisition

FIFO is full, let read data from FIFO

- $0B - FIFO control/status, read FIFO status should read $30.

BIT 07	BIT 06	BIT 05	BIT 04	BIT 03	BIT 02	BIT 01	BIT 00
FIFO FF	FIFO PAF	FIFO PAE	FIFO EF	FIFO HF	N/A	N/A	FIFO REG

- $1A - Hardware FIFO, read data in the FIFO = 1 time. This will clear the FIFO-FF.
- $17 - FIFO control/status, FIFO-FF should be back to a 1 – should read $B0.
- If read more than 127 times then the PAF (127 location before the FIFO full as default) will be cleared – should read $F0.
- If sufficient read is performed (more than the PAE location pointer) INTREQ0 can be re-programmed by clearing INT latch at address $09

INT_REQ1 initialization

User can program the INTREQ1 of the IP module to eventually “toggle” the reading of data if speed is not a requirement

Select source for INTREQ1

- $11 write $2 enables FIFO-PAF as source of interrupt.
- Now when starting acquisition you will have Intreq1 active low when PAF goes low.
- Interrupt is cleared when reading Control Register at address $0B. The Interrupt will be activated again if PAF has been released.

Acquisition in a pre-trigger and post trigger mode.

Upon a start acquisition command, the FIFO will acquire data until PAE pointer is reached. Then the FIFO will stay IDLE waiting to receive a signal (End acquisition Idle) to resume storing data.

The acquisition is still storing the new data and discarding at the same time the oldest data.

After the acquisition has resume, the FIFO will be filled up to FF or PAF as example above.

Proceed as example 1 to initialize the PAE, PAF pointer if needed.

Programmation of the PAE pointer as the idle location

Write $1 to the Acquisition control register ($0F). PAE will now be the source for the idle point.

Acquisition will start as above, store data up to the Idle pointer, discard old data when new data are stored, and wait for a signal to resume storing data until end of acquisition. In this example we use a software command $4. Other source is described in the manual.

Start Acquisition

- FIFO control/status, should read $F8
- $26 write $0 at location $26

  A write to this register will start acquisition immediately.

  PAE interrupt is generated (INTREQ0).

  Display of the WRFIFO and RDFIFO lines when INTREQ0 go low should show RDFIFO active WHEN WRFIFO is active.

RESUME acquisition by ending IDLE mode

- $09 - Trigger source, write $00 this command is used to resume acquisition.
- $17 - FIFO control/status, should read $30 Acquisition has ended with FF active. Other condition can be programmed (see manual)

