

# **ALPHI\_IO(C31\_AMCC) DSP Library User's Guide**

## **SOFTWARE REFERENCE**

745-05-001-4000  
Revision F  
May 1999

**Copyright © 1999 ALPHI Technology Corp.**

**ALPHI Technology Corp.  
6202 S. Maple Ave., #120  
Tempe, AZ 85283  
Tel: (480) 838-2428  
Fax: (480) 838-4477  
info@alphitech.com  
[www.alphitech.com](http://www.alphitech.com)**

---

**Table of Contents**

<i>Description</i>	<i>1</i>
<i>Hardware Independence, AMCC Access, Interrupts</i>	<i>1</i>
<i>Linking and Initialization</i>	<i>2</i>
<i>Serial Operation</i>	<i>2</i>
<i>Standard I/O Library</i>	<i>3</i>
<i>Software Modules</i>	<i>4</i>
Module 8530.c	4
Module 8530.h	4
Module alphi_io.c	4
Module alphi_io.h	4
Module amcc.c	4
Module def_int01.asm	5
Module def_int02.asm	5
Module def_int03.asm	5
Module def_int04.asm	5
Module def_int05.asm	5
Module def_int06.asm	5
Module def_int09.asm	6
Module def_int10.asm	6
Module def_int11.asm	6
Module def_int99.asm	6
Module flash.c	6
Module hardware.c	6
Module hardware.h	7
Module host.h	7
Module nvram.c	8
Module regs.asm	8
Module serial.c	8
Module serial.h	8
Module vecs.asm	8
<i>C Functions and Callbacks</i>	<i>9</i>
c_int01	9
c_int02	9

---

<b>c_int03</b>	<b>9</b>
<b>c_int04</b>	<b>10</b>
<b>c_int05</b>	<b>10</b>
<b>c_int06</b>	<b>10</b>
<b>c_int09</b>	<b>11</b>
<b>c_int10</b>	<b>11</b>
<b>c_int11</b>	<b>11</b>
<b>c_int99</b>	<b>12</b>
<b>delay</b>	<b>12</b>
<b>DisableIrq</b>	<b>12</b>
<b>EnableIrq</b>	<b>12</b>
<b>Forbid</b>	<b>13</b>
<b>GetIE</b>	<b>13</b>
<b>GetIF</b>	<b>13</b>
<b>GetST</b>	<b>13</b>
<b>hardware_FindSystemInfo</b>	<b>14</b>
<b>hardware_SelectAddressSpace</b>	<b>14</b>
<b>host_ReadFIFO</b>	<b>15</b>
<b>host_ReadIMbox</b>	<b>15</b>
<b>host_ReadyIMbox</b>	<b>15</b>
<b>host_ReadyOMbox</b>	<b>16</b>
<b>host_WriteFIFO</b>	<b>16</b>
<b>host_WriteOMbox</b>	<b>16</b>
<b>nvrAm_ReadByte</b>	<b>17</b>
<b>nvrAm_WriteByte</b>	<b>17</b>
<b>Permit</b>	<b>17</b>
<b>ReadFlashSized</b>	<b>18</b>
<b>SetIE</b>	<b>18</b>
<b>SetIF</b>	<b>18</b>
<b>SetST</b>	<b>19</b>
<b>WriteFlash</b>	<b>19</b>
<b>WriteFlashSized</b>	<b>19</b>
<b>xf0_off</b>	<b>20</b>
<b>xf0_on</b>	<b>20</b>
<b>IMBOX_MASK[] constant</b>	<b>20</b>

---

OMBOX_MASK[] constant	21
<i>Defines</i>	22
CACHE_CLEAR	22
CACHE_ENABLE	22
CACHE_FREEZE	22
CLK_FREQ	22
CLK_INT	22
CNT_PERIOD	23
CP_MODE	23
CPU_EDINT	23
CPU_EINT0	23
CPU_EINT1	24
CPU_EINT2	24
CPU_EINT3	24
CPU_ERINT0	24
CPU_ETINT0	24
CPU_ETINT1	25
CPU_EXINT0	25
DMA_EDINT	25
DMA_EINT0	25
DMA_EINT1	25
DMA_EINT2	26
DMA_EINT3	26
DMA_ERINT0	26
DMA_ETINT0	26
DMA_ETINT1	26
DMA_EXINT0	27
GLOBAL_IE	27
H1_PERIOD	27
MBOX1	27
MBOX2	27
MBOX3	28
MBOX4	28
MICRO_SEC	28
MILLI_SEC	28

---

SECONDS	28
T1_CNTR	29
T1_CTRL	29
T1_PERIOD	29
T2_CNTR	29
T2_CTRL	30
T2_PERIOD	30
TIMER_GO	30
TIMER_HLD	30
TIMER_MICROSECONDS	31
TIMER_MILLISECONDS	31
TIMER_SECONDS	31
USERS_TEXT	31
XFER_BUFFER_USERS_BSS	32
<i>Structures and Enumerations</i>	33
AMCC_REG Structure	33
hardware_DeviceId_t	34
hardware_IpSlot_t Structure	35
hardware_SerialType_t	35
hardware_VendorId_t	36

## Description

This DSP input / output library allows a DSP program to make use of several features in a relatively independent manner. The features supported are as follows:

Use of the onboard serial port as a source for standard input and output.

Ability to easily utilize additional 8530 resources, such as those on SCC-04 IPs.

Ability to access card hardware, especially for access with the HOST, in a relatively independent manner.

The documentation is divided into the following sections.

### Modules

The source files required to build the DSP Library portion of this board support package. Also, any global variables are listed here. Full source is provided for these files in the DSP source library called ALPHI\_IO.SRC. Use the TI supplied AR30 utility to extract the source files from this file as follows.

AR30 x alphi\_io.src

### Functions

C functions implementing the functionality of this library.

### Structures and Enumerations Defines

Data objects used by this library.

Constant data.

## Hardware Independence, AMCC Access, Interrupts

When the alphi\_io library is included in the build, several features are added to the DSP code running on the card. One main feature added is group of global variables which describe the environment that the DSP is operating in. Additional hardware functions allow for manipulation of the environment in a card independent manner. This facilitates an easy port of an application to a different ALPHI card or hardware platform.

The following functions will help in communication with the software running on the HOST.

**host\_ReadyIMbox host\_ReadyOMbox host\_ReadIMbox host\_WriteOMbox  
host\_ReadFIFO host\_WriteFIFO**

The following functions will help support DSP interrupts.

**EnableIrq DisableIrq Forbid Permit c\_int01** and the other default handlers.

To program DSP Timers, the #defines **TIMER\_MICROSECONDS** **TIMER\_MILLISECONDS** **TIMER\_SECONDS** supply the values to be written to the period registers **T1\_PERIOD** and **T2\_PERIOD**. **T1\_CTRL** and **T2\_CTRL** access the control register, and **TIMER\_GO** **TIMER\_HLD** **CP\_MODE** and **CLK\_INT** are helpful control bits. The timer count registers are **T1\_CNTR** and **T2\_CNTR**.

To delay a programmed amount, the #defines **MICRO\_SEC** **MILLI\_SEC** **SECONDS** supply the values to call **delay** with.

The functions **SetST** **GetST** **SetIE** **GetIE** **SetIF** and **GetIF** allow access to the DSP registers.

## Linking and Initialization

The library can be set to either redirect console output to the serial port available on many products, or to keep the serial output directed at the DSP emulator, when it is being used for software development.

When a DSP application is linked with the `alphi_io` library before the C runtime library (`RTS30.lib`), a hardware identification function **hardware\_FindSystemInfo** is called which initializes the global variables based on information found in the NVRAM used by the AMCC chip. The Serial port redirection is also set up and initialized. This is done by the function `c_int00` in `alphi_bt.asm`. `c_int00` in `RTS30.lib` is not linked in because the `alphi_io.lib` was used first to resolve undefined symbols.

If the redirection of the standard I/O to the serial port is not desired, link the `RTS30.lib` file first, then `alphi_io.lib`. In your `main()` function, make a call to **hardware\_FindSystemInfo** to initialize the hardware library. `c_int00` in `RTS30.lib` is used, and the initialization call is not made automatically before `main()`.

## Serial Operation

When the `alphi_io` library is utilized to redirect the console output to the serial port, several features are added to the DSP code running on the card.

A SERIAL device handler is added to the runtime library allowing the user to open any device that the SERIAL driver knows about. Usually this is the two halves of the 8530 on the card, but other devices could be added by writing a device handler meeting the function prototype **Serial\_Handler\_t** and then calling **Serial\_AddDevice** to add it to the list of devices.

An 8530 handler which knows how to handle 8530 class devices in a polled manner (without interrupt support) is made available to the SERIAL driver. This handler now supports backspaces and line kill (ESC).

And finally, a replacement HOST device for the TI supplied one (which normally communicates with the debugger through the emulator) redirects the console `stdin`, `stdout`, and `stderr` to the first serial device.

The 8530 driver initializes both SERIAL ports to 19200 baud, no parity, 8 bits, 1 stop bit. Textual mode is set which translates newlines into return newline pairs on output, and returns into newlines on input. Input characters are echoed. However, other modes can be set by changing the flags for the stream by calling **Serial\_SetStreamFlags**.

Additional 8530 devices, such as those resident on the SCC-04 IP module, can be added to the SERIAL device by creating a **SC8530\_t** structure and calling **Serial\_AddDevice**.

Serial devices are opened by calling the standard IO library **fopen** or TI's **open** with a name "SERIAL:n" where n is the device number starting with 1. "SERIAL:1" is the serial port for the console device. "SERIAL:2" is the other half of the onboard 8530 chip. Any additional SERIAL devices, if present and made known to the SERIAL driver start with "SERIAL:3".

Remember that the standard IO routines buffer output by default. Sometimes it is necessary to call **fflush** to force output. Calling any of the input functions automatically

flushes output. Output to stderr is not buffered in the standard I/O library, and can be used as a work around.

## Standard I/O Library

In the most recent version of the TI development tools (Version 5.0) there finally is support for the standard I/O library with the textual input and output directed to the debugger. The `alphi_io` library allows the user to replace the console supplied by the debugger with the serial port available on almost all of ALPHI Technology PCI cards. The library does this by replacing the lowest levels of the TI library with routines to direct output to the 8530 chip. No actual replacement of TI libraries are performed, instead, by placing the `alphi_io.lib` file before the `rts30.lib` file in the link command, the TI supplied functionality of debugger output is replaced by output to the serial port.

Look at the SerialEx DSP example to demonstrate simple debugging output to the serial port.



---

## Software Modules

The source files required to build the DSP Library portion of this board support package. Also, any global variables are listed here. Full source is provided for these files in the DSP source library called ALPHI\_IO.SRC. Use the TI supplied AR30 utility to extract the source files from this file as follows.

AR30 x alphi\_io.src

---

### Module 8530.c

Filename: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/8530.C

**Description** Implementation file for an 8530 class serial device.

---

### Module 8530.h

Filename: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/8530.H

**Description** Include file for an 8530 class serial device.

---

### Module alphi\_io.c

Filename: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/ALPHI\_IO.C

**Description** Implementation of the redirection of the standard input and output to the 8530 serial device.

---

### Module alphi\_io.h

Filename: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/ALPHI\_IO.H

**Description** Declaration of the default serial device for standard I/O.

---

### Module amcc.c

Filename: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/AMCC.C

**Description** Routines to access the add-on side of the AMCC.

## Module def\_int01.asm

Filename: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/DEF\_INT01.ASM

**Description** Default interrupt handler.

---

## Module def\_int02.asm

Filename: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/DEF\_INT02.ASM

**Description** Default interrupt handler.

---

## Module def\_int03.asm

Filename: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/DEF\_INT03.ASM

**Description** Default interrupt handler.

---

## Module def\_int04.asm

Filename: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/DEF\_INT04.ASM

**Description** Default interrupt handler.

---

## Module def\_int05.asm

Filename: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/DEF\_INT05.ASM

**Description** Default interrupt handler.

---

## Module def\_int06.asm

Filename: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/DEF\_INT06.ASM

**Description** Default interrupt handler.

---

## Module def\_int09.asm

Filename: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/DEF\_INT09.ASM

**Description** Default interrupt handler.

---

## Module def\_int10.asm

Filename: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/DEF\_INT10.ASM

**Description** Default interrupt handler.

---

## Module def\_int11.asm

Filename: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/DEF\_INT11.ASM

**Description** Default interrupt handler.

---

## Module def\_int99.asm

Filename: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/DEF\_INT99.ASM

**Description** Interrupt handler for unexpected interrupts.

---

## Module flash.c

Filename: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/FLASH.C

**Description** Implementation of FLASH programming functions.

---

## Module hardware.c

Filename: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HARDWARE.C

**Description** Hardware dependent variables initialized from AMCC NVRAM.

**Global Variables** `hardware_VendorId_t hardware_VendorId`  
Vendor ID of this board.

---

**hardware\_DeviceId\_t hardware\_DeviceId**  
Device ID of this board.

**ulong hardware\_SizeStaticRam**  
Number of DWORDS of DSP static memory.

**void \* hardware\_AddrDualPortRam**  
Location of the dual ported RAM.

**ulong hardware\_SizeDualPortRam**  
Size of the dual ported RAM, or 0 if not present.

**ulong hardware\_ClockSpeedDsp**  
Clock speed of the DSP in Hertz.

**ulong hardware\_ClockSpeedSerial**  
Clock speed of the serial device in Hertz.

**ubyte \* hardware\_AddrSerial**  
Address of the serial device.

**hardware\_SerialType\_t hardware\_SerialType**  
Type of the serial device. See **hardware\_SerialType\_t**.

**AMCC\_REG \* hardware\_AmccRegisters**  
Address of the AMCC add-on registers.

**char \* hardware\_BoardName**  
Character stream identifying board name.

**ulong hardware\_NumberIpSlots**  
Number of IP slots accessible by DSP.

**hardware\_IpSlot\_t hardware\_IpSlot[]**  
Information describing each IP slot.

**ubyte \* hardware\_pSystemFlash**  
Location of the system area of the FLASH.

**ubyte \* hardware\_pUserFlash**  
Location of the user area of the FLASH.

**ulong hardware\_UserBoardId**  
User's board identification.

**ulong hardware\_BootOption**  
What to do at boot time.

---

## Module hardware.h

Filename: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HARDWARE.H

**Description**      Declarations of the hardware identification code.

---

## Module host.h

Filename: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HOST.H

---

**Description**      Declarations of the command interface between the HOST and the DSP via the mailboxes.

---

## Module nvr.am.c

Filename: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/NVRAM.C

**Description**      Routines to access the NVRAM of the AMCC.

---

## Module regs.asm

Filename: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/REGS.ASM

**Description**      C callable functions to alter TMS machine registers.

---

## Module serial.c

Filename: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/SERIAL.C

**Description**      Implementation of a serial device.

---

## Module serial.h

Filename: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/SERIAL.H

**Description**      Declarations of the generic SERIAL device.

---

## Module vecs.asm

Filename: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/VECS.ASM

**Description**      Interrupt vector table.

---

## C Functions and Callbacks

C functions implementing the functionality of this package.

---

### c\_int01

**void c\_int01()**

Interrupt handler for External Interrupt 0.

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/DEF\_INT01.ASM

**Comments**

This default handler does nothing.

The customer replaces this function by defining his own function with this name. The linker will not extract this function if it is previously defined.

**See Also**

**EnableIrq DisableIrq Permit Forbid CPU\_EINT0**

---

### c\_int02

**void c\_int02()**

Interrupt handler for External Interrupt 1.

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/DEF\_INT02.ASM

**Comments**

This default handler does nothing.

The customer replaces this function by defining his own function with this name. The linker will not extract this function if it is previously defined.

**See Also**

**EnableIrq DisableIrq Permit Forbid CPU\_EINT1**

---

### c\_int03

**void c\_int03()**

Interrupt handler for External Interrupt 2.

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/DEF\_INT03.ASM

**Comments**

This default handler does nothing.

The customer replaces this function by defining his own function with this name. The linker will not extract this function if it is previously defined.

**See Also**

**EnableIrq DisableIrq Permit Forbid CPU\_EINT2**

## c\_int04

**void c\_int04()**

Interrupt handler for External Interrupt 3.

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/DEF\_INT04.ASM

### Comments

This default handler does nothing.

The customer replaces this function by defining his own function with this name. The linker will not extract this function if it is previously defined.

### See Also

**EnableIrq DisableIrq Permit Forbid CPU\_EINT3**

---

## c\_int05

**void c\_int05()**

Interrupt handler for Serial port 0 Transmitter.

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/DEF\_INT05.ASM

### Comments

This default handler does nothing.

The customer replaces this function by defining his own function with this name. The linker will not extract this function if it is previously defined.

### See Also

**EnableIrq DisableIrq Permit Forbid CPU\_EXINT0**

---

## c\_int06

**void c\_int06()**

Interrupt handler for Serial port 0 Receiver.

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/DEF\_INT06.ASM

### Comments

This default handler does nothing.

The customer replaces this function by defining his own function with this name. The linker will not extract this function if it is previously defined.

### See Also

**EnableIrq DisableIrq Permit Forbid CPU\_ERINT0**

---

## c\_int09

**void c\_int09()**

Interrupt handler for DSP Timer 0.

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/DEF\_INT09.ASM

### Comments

This default handler does nothing.

The customer replaces this function by defining his own function with this name. The linker will not extract this function if it is previously defined.

### See Also

**EnableIrq DisableIrq Permit Forbid CPU\_ETINT0**

---

## c\_int10

**void c\_int10()**

Interrupt handler for DSP Timer 1.

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/DEF\_INT10.ASM

### Comments

This default handler does nothing.

The customer replaces this function by defining his own function with this name. The linker will not extract this function if it is previously defined.

### See Also

**EnableIrq DisableIrq Permit Forbid CPU\_ETINT1**

---

## c\_int11

**void c\_int11()**

Interrupt handler for DSP DMA engine.

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/DEF\_INT11.ASM

### Comments

This default handler does nothing.

The customer replaces this function by defining his own function with this name. The linker will not extract this function if it is previously defined.

### See Also

**EnableIrq DisableIrq Permit Forbid CPU\_EDINT**



## c\_int99

**void c\_int99()**

Interrupt handler for unexpected interrupts.

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/DEF\_INT99.ASM

**Comments** This handler does nothing.

---

## delay

**void delay(  
    ulong NumCycles)**

Delay for the specified number of H1/H3 cycles.

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/REGS.ASM

**Parameters** *NumCycles*  
Number of cycles to delay.

**See Also** MICRO\_SEC MILLI\_SEC SECONDS

---

## DisableIrq

**void DisableIrq(  
    register uint mask)**

Select interrupt causes to be disabled.

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HARDWARE.C

**Parameters** *mask*  
Interrupt causes to be disabled.

**Comments** More than one interrupt cause can be selected by ORing them together.

**See Also** **Defines:**CPU\_E\* and DMA\_E\* bits.

---

## EnableIrq

**void EnableIrq(  
    register uint mask)**

Select interrupt causes to be enabled.

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HARDWARE.C

---

<b>Parameters</b>	<i>mask</i> Interrupt causes to be enabled.
<b>Comments</b>	More than one interrupt cause can be selected by ORing them together.
<b>See Also</b>	<b>Defines:</b> CPU_E* and DMA_E* bits.

---

## Forbid

**void Forbid()**

Disable global interrupts.

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HARDWARE.C

<b>Comments</b>	Use this function to disable global interrupts. TI errata state that there is a race condition where certain operations which affect the GIE flag concurrent with a hardware interrupt will cause the GIE to be forced to a 0, disabling further interrupts. Using this function to control the global interrupts alleviates the problem.
-----------------	---

<b>See Also</b>	<b>Permit</b>
-----------------	---------------

---

## GetIE

**ulong GetIE()**

Get the present value of the DSP IE register.

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/REGS.ASM

<b>Return Value</b>	The register contents.
---------------------	------------------------

---

## GetIF

**ulong GetIF()**

Get the present value of the DSP IF register.

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/REGS.ASM

<b>Return Value</b>	The register contents.
---------------------	------------------------

---

## GetST

**ulong GetST()**

Get the present value of the DSP ST register.

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/REGS.ASM

**Return Value** The register contents.

---

## hardware\_FindSystemInfo

**void hardware\_FindSystemInfo()**

Initialize all the hardware global variables based on values found in the AMCC's NVRAM.

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HARDWARE.C

**Comments** This function is normally called by the overall library initialization code in **HOSTinit**, which is in turn called by the *alphi\_io* C startup routine in *alphi\_bt.asm*. This normally occurs before even the user's *main()* function is called.

However, sometimes it is desired to utilize *alphi\_io* without redirecting the *stdio* output to the serial port, and thereby allowing for a smaller code image. To do this, the user should place the C runtime library **BEFORE** the *alphi\_io* library, and call this function first in *main()* before doing anything else.

---

## hardware\_SelectAddressSpace

**int hardware\_SelectAddressSpace(  
int AddressSpace)**

Switch between IP memory spaces and FLASH.

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HARDWARE.C

**Return Value** Returns 0 or greater if successful. Returns less than zero if failed due to unrecognized hardware or parameter out of range.

**Parameters** *AddressSpace*  
Desired address space.

**Comments** On intelligent IP carriers, each IP memory space and the boot FLASH device reside at the same starting address (0x400000). This function virtualizes switching between IP memory spaces and the FLASH device in a device independent manner. This allows code to perform this operation regardless of the platform differences.

This function is presently applicable to the CPCI-IPC, PCI-4Pack, CPCI-QIPC, and CPCI-Dual\_IPC.

The *AddressSpace* 0 refers to the FLASH memory.

The *AddressSpace* 1 - 4 refers to IP memory spaces for A - D in 16 bit mode.

The *AddressSpace* 5 - 6 refers to IP memory spaces for AB and CD in 32 bit mode.

---

**See Also**      `hardware_IpSlot_t` `hardware:hardware_NumberIpSlots`

---

## host\_ReadFIFO

**ulong** `host_ReadFIFO()`

Read a value from the 8 location AMCC FIFO.

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/AMCC.C

**Return Value**      The read in value.

**Developer Notes**      There is no provision for HOST timeouts.

---

## host\_ReadIMbox

**ulong** `host_ReadIMbox(  
    ushort WhichMailbox,  
    boolean wait)`

Read a value from the specified inbound mailbox.

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/AMCC.C

**Return Value**      The read in value.

**Parameters**      *WhichMailbox*  
                    Which mailbox is of interest.

*wait*  
                    Should we wait for the HOST to write something fresh or return with the present value?

**Developer Notes**      There is no provision for HOST timeouts.

---

## host\_ReadyIMbox

**boolean** `host_ReadyIMbox(  
    ushort WhichMailbox)`

Is there fresh data in the specified inbound mailbox?

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/AMCC.C

**Parameters**      *WhichMailbox*  
                    Which mailbox is of interest.

**Return Codes**      TRUE                      Yes, there is.  
                    FALSE                      No, there isn't.

## host\_ReadyOMbox

**boolean** host\_ReadyOMbox(  
**ushort** WhichMailbox)

Is it safe to write fresh data to the specified outbound mailbox because the HOST has read the previous value?

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/AMCC.C

<b>Parameters</b>	<i>WhichMailbox</i> Which mailbox is of interest.	
<b>Return Codes</b>	TRUE	Yes, there is.
	FALSE	No, there isn't.

## host\_WriteFIFO

**void** host\_WriteFIFO()

Write a value to the 8 location AMCC FIFO.

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/AMCC.C

**Developer Notes**      There is no provision for HOST timeouts.

## host\_WriteOMbox

**void** host\_WriteOMbox(  
**ushort** WhichMailbox,  
**ulong** val,  
**boolean** wait)

Write a value to the specified outbound mailbox.

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/AMCC.C

<b>Parameters</b>	<i>WhichMailbox</i> Which mailbox is of interest.	
	<i>val</i> The value to be written.	
	<i>wait</i> Should we wait for the HOST to read the present value or just overwrite?	

**Developer Notes**      There is no provision for HOST timeouts.

## nvram\_ReadByte

```
ubyte nvram_ReadByte(  
    ulong Address)
```

Read a byte from the NVRAM.

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/NVRAM.C

**Return Value** Byte read.

**Parameters** *Address*  
Address to read.

---

## nvram\_WriteByte

```
void nvram_WriteByte(  
    ulong Address,  
    ubyte Data)
```

Write a byte to the NVRAM.

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/NVRAM.C

**Parameters** *Address*  
Address to write.  
*Data*  
Data to write.

---

## Permit

```
void Permit()
```

Enable global interrupts.

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HARDWARE.C

**Comments** Use this function to enable global interrupts. TI errata state that there is a race condition where certain operations which affect the GIE flag concurrent with a hardware interrupt will cause the GIE to be forced to a 0, disabling further interrupts. Using this function to control the global interrupts alleviates the problem.

**See Also** **Forbid**

---

## ReadFlashSized

```
void ReadFlashSized(
    ubyte * src,
    ulong * dst,
    ulong N,
    int size)
```

Read a entire buffer from the FLASH device, combining consecutive bytes into the target size.

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/FLASH.C

### Parameters

*src*  
Location in the FLASH to read to the buffer.

*dst*  
Location in the user's buffer.

*N*  
Number of [bytes;words;longs] to transfer.

*size*  
1, 2, or 4 for size of *dst*: [bytes;words;longs].

### Return Codes

0	Success.
-1	Failure.

---

## SetIE

```
void SetIE(
    ulong Value)
```

Set the DSP IE register.

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/REGS.ASM

### Parameters

*Value*  
New value for the IE register.

---

## SetIF

```
void SetIF(
    ulong Value)
```

Set the DSP IF register.

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/REGS.ASM

### Parameters

*Value*  
New value for the IF register.

---

## SetST

```
void SetST(  
    ulong Value)
```

Set the DSP ST register.

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/REGS.ASM

### Parameters

*Value*  
New value for the ST register.

---

## WriteFlash

```
int WriteFlash(  
    ubyte * src,  
    ubyte * dst,  
    ulong N,  
    boolean fOutput)
```

Write a entire buffer to the device.

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/FLASH.C

### Parameters

*src*  
Location in the user's buffer.

*dst*  
Location in the FLASH to write the buffer.

*N*  
Number of bytes to transfer

*fOutput*  
Do we output to the console port?

### Comments

Tracks progress or failure to the standard output.

### Return Codes

0	Success.
-1	Failure.

---

## WriteFlashSized

```
int WriteFlashSized(  
    ulong * src,  
    ubyte * dst,  
    ulong N,  
    boolean fOutput,  
    int size)
```



Write a entire buffer to the FLASH device, splitting bufer into consecutive bytes.

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/FLASH.C

**Parameters**

*src*

Location in the user's buffer.

*dst*

Location in the FLASH to write the buffer.

*N*

Number of [bytes;words;longs] to transfer.

*fOutput*

Do we output to the console port?

*size*

1, 2, or 4 for size of *src*: [bytes;words;longs].

**Comments**

Tracks progress or failure to the standard output.

**Return Codes**

0

Success.

-1

Failure.

---

**xf0\_off**

**void xf0\_off()**

Set hardware bit XF0 low.

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/REGS.ASM

---

**xf0\_on**

**void xf0\_on()**

Set hardware bit XF0 high.

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/REGS.ASM

---

**IMBOX\_MASK[] constant**

**ulong IMBOX\_MASK[];**

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/AMCC.C

Bitfields of interest for incoming mailboxes.

## **OMBOX\_MASK[] constant**

**ulong OMBOX\_MASK[];**

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/AMCC.C

Bitfields of interest for outgoing mailboxes.

---

## Defines

Constant data.

---

### CACHE\_CLEAR

**#define CACHE\_CLEAR (1 << 12)**

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HARDWARE.H

ST bit to clear the cache contents.

---

### CACHE\_ENABLE

**#define CACHE\_ENABLE (1 << 11)**

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HARDWARE.H

ST bit to enable fetching from the DSP cache.

---

### CACHE\_FREEZE

**#define CACHE\_FREEZE (1 << 10)**

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HARDWARE.H

ST bit to freeze the DSP cache.

---

### CLK\_FREQ

**#define CLK\_FREQ (hardware\_ClockSpeedDsp)**

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HARDWARE.H

Clock speed supplied to DSP.

---

### CLK\_INT

**#define CLK\_INT (1 << 9)**

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HARDWARE.H

---

Timer control bit to select the clock source.

**Comments** When set to 1, the DSP clock is used by the timer. When set to 0, an external source provides the clock.

**See Also** T1\_CTRL T2\_CTRL

---

## CNT\_PERIOD

**#define CNT\_PERIOD (H1\_PERIOD \* 2.0)**

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HARDWARE.H

Clock period supplied to internal timers.

---

## CP\_MODE

**#define CP\_MODE (1 << 8)**

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HARDWARE.H

Timer control bit to set pulse or square wave mode.

**Comments** When set to 1, square wave mode is selected. When set to 0, pulse mode is selected. Note that the output frequency is one half when in square wave mode.

**See Also** T1\_CTRL T2\_CTRL

---

## CPU\_EDINT

**#define CPU\_EDINT (1 << 10)**

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HARDWARE.H

IE bit to enable DSP CPU interrupt from DSP DMA engine.

---

## CPU\_EINT0

**#define CPU\_EINT0 (1 << 0)**

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HARDWARE.H

IE bit to enable DSP CPU interrupt from External Interrupt 0.

## CPU\_EINT1

**#define CPU\_EINT1 (1 << 1)**

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HARDWARE.H

IE bit to enable DSP CPU interrupt from External Interrupt 1.

---

## CPU\_EINT2

**#define CPU\_EINT2 (1 << 2)**

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HARDWARE.H

IE bit to enable DSP CPU interrupt from External Interrupt 2.

---

## CPU\_EINT3

**#define CPU\_EINT3 (1 << 3)**

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HARDWARE.H

IE bit to enable DSP CPU interrupt from External Interrupt 3.

---

## CPU\_ERINT0

**#define CPU\_ERINT0 (1 << 5)**

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HARDWARE.H

IE bit to enable DSP CPU interrupt from DSP Serial 0 Receive.

---

## CPU\_ETINT0

**#define CPU\_ETINT0 (1 << 8)**

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HARDWARE.H

IE bit to enable DSP CPU interrupt from DSP Timer 0.

## CPU\_ETINT1

**#define CPU\_ETINT1 (1 << 9)**

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HARDWARE.H

IE bit to enable DSP CPU interrupt from DSP Timer 1.

---

## CPU\_EXINT0

**#define CPU\_EXINT0 (1 << 4)**

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HARDWARE.H

IE bit to enable DSP CPU interrupt from DSP Serial 0 Transmit.

---

## DMA\_EDINT

**#define DMA\_EDINT (1 << 26)**

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HARDWARE.H

IE bit to enable DSP DMA interrupt from DSP DMA engine.

---

## DMA\_EINT0

**#define DMA\_EINT0 (1 << 16)**

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HARDWARE.H

IE bit to enable DSP DMA interrupt from External Interrupt 0.

---

## DMA\_EINT1

**#define DMA\_EINT1 (1 << 17)**

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HARDWARE.H

IE bit to enable DSP DMA interrupt from External Interrupt 1.

## DMA\_EINT2

**#define DMA\_EINT2 (1 << 18)**

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HARDWARE.H

IE bit to enable DSP DMA interrupt from External Interrupt 2.

---

## DMA\_EINT3

**#define DMA\_EINT3 (1 << 19)**

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HARDWARE.H

IE bit to enable DSP DMA interrupt from External Interrupt 3.

---

## DMA\_ERINT0

**#define DMA\_ERINT0 (1 << 21)**

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HARDWARE.H

IE bit to enable DSP DMA interrupt from DSP Serial 0 Receive.

---

## DMA\_ETINT0

**#define DMA\_ETINT0 (1 << 24)**

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HARDWARE.H

IE bit to enable DSP DMA interrupt from DSP Timer 0.

---

## DMA\_ETINT1

**#define DMA\_ETINT1 (1 << 25)**

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HARDWARE.H

IE bit to enable DSP DMA interrupt from DSP Timer 1.

## DMA\_EXINT0

**#define DMA\_EXINT0 (1 << 20)**

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HARDWARE.H

IE bit to enable DSP DMA interrupt from DSP Serial 0 Transmit.

---

## GLOBAL\_IE

**#define GLOBAL\_IE (1 << 13)**

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HARDWARE.H

ST bit to enable global interrupts.

### Comments

Do not call **SetST** with this flag. Instead call **Permit** and **Forbid**.

---

## H1\_PERIOD

**#define H1\_PERIOD ((1.0 / CLK\_FREQ) \* 2.0)**

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HARDWARE.H

H1 / H3 clock period.

---

## MBOX1

**#define MBOX1 0**

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HARDWARE.H

Mailbox 1.

---

## MBOX2

**#define MBOX2 1**

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HARDWARE.H

Mailbox 2.



## MBOX3

**#define MBOX3 2**

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HARDWARE.H

Mailbox 3.

---

## MBOX4

**#define MBOX4 3**

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HARDWARE.H

Mailbox 4.

---

## MICRO\_SEC

**#define MICRO\_SEC ((int)((x\*1E-6)/H1\_PERIOD)-12)**

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HARDWARE.H

Determine the number of H1/H3 cycles necessary for the specified delay.

### Comments

Since the calculations are somewhat lengthy, it is wise to calculate and save this value before delaying for short intervals.

### See Also

**delay**

---

## MILLI\_SEC

**#define MILLI\_SEC ((int)((x\*1E-3)/H1\_PERIOD)-12)**

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HARDWARE.H

Determine the number of H1/H3 cycles necessary for the specified delay.

### See Also

**delay**

---

## SECONDS

**#define SECONDS ((int)((x)/H1\_PERIOD)-12)**

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HARDWARE.H

Determine the number of H1/H3 cycles necessary for the specified delay.

**See Also**      **delay**

---

## T1\_CNTR

**#define T1\_CNTR ((volatile int \*)0x808024)**

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HARDWARE.H

DSP Address for DSP Timer 0 count register.

**Developer  
Notes**

Beware of the naming mismatch.

---

## T1\_CTRL

**#define T1\_CTRL ((volatile int \*)0x808020)**

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HARDWARE.H

DSP Address for DSP Timer 0 control register.

**Developer  
Notes**

Beware of the naming mismatch.

---

## T1\_PERIOD

**#define T1\_PERIOD ((volatile int \*)0x808028)**

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HARDWARE.H

DSP Address for DSP Timer 0 period register.

**Developer  
Notes**

Beware of the naming mismatch.

---

## T2\_CNTR

**#define T2\_CNTR ((volatile int \*)0x808034)**

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HARDWARE.H

DSP Address for DSP Timer 1 count register.

**Developer  
Notes**

Beware of the naming mismatch.

---

## T2\_CTRL

**#define T2\_CTRL ((volatile int \*)0x808030)**

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HARDWARE.H

DSP Address for DSP Timer 1 control register.

### Developer Notes

Beware of the naming mismatch.

---

## T2\_PERIOD

**#define T2\_PERIOD ((volatile int \*)0x808038)**

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HARDWARE.H

DSP Address for DSP Timer 1 period register.

### Developer Notes

Beware of the naming mismatch.

---

## TIMER\_GO

**#define TIMER\_GO (1 << 6)**

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HARDWARE.H

Timer control bit to reset and start the timer, if it is not held.

### See Also

**T1\_CTRL T2\_CTRL**

---

## TIMER\_HLD

**#define TIMER\_HLD (1 << 7)**

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HARDWARE.H

Timer control bit to hold the timer.

### Comments

If this bit is 0, the timer is held. If this bit is 1, the timer is free to start or continue.

### See Also

**T1\_CTRL T2\_CTRL**

---

## TIMER\_MICROSECONDS

**#define TIMER\_MICROSECONDS (int)((x\*1E-6)/CNT\_PERIOD + 0.5)**

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HARDWARE.H

Determine the number of H1/H3 cycles necessary for the specified delay.

### Comments

This function calculates the value to be programmed in the timer register for the specified delay, given the DSP frequency. The value determined is that for pulse output mode. Square wave output will have a period twice as long.

---

## TIMER\_MILLISECONDS

**#define TIMER\_MILLISECONDS (int)((x\*1E-3)/CNT\_PERIOD + 0.5)**

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HARDWARE.H

Determine the number of H1/H3 cycles necessary for the specified delay.

### Comments

This function calculates the value to be programmed in the timer register for the specified delay, given the DSP frequency. The value determined is that for pulse output mode. Square wave output will have a period twice as long.

---

## TIMER\_SECONDS

**#define TIMER\_SECONDS (int)((x)/CNT\_PERIOD + 0.5)**

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HARDWARE.H

Determine the number of H1/H3 cycles necessary for the specified delay.

### Comments

This function calculates the value to be programmed in the timer register for the specified delay, given the DSP frequency. The value determined is that for pulse output mode. Square wave output will have a period twice as long.

---

## USERS\_TEXT

**#define USERS\_TEXT (0x6000)**

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HARDWARE.H

Starting location of the users code.

## **XFER\_BUFFER\_USERS\_BSS**

**#define XFER\_BUFFER\_USERS\_BSS (0x10000)**

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HARDWARE.H

Starting location of the TEKTRONICS transfer area.

# Structures and Enumerations

Data objects used by this library.

## AMCC\_REG Structure

```
typedef struct {
    volatile unsigned long aimb[4];
    volatile unsigned long aomb[4];
    volatile unsigned long afifo;
    volatile unsigned long bmwar;
    volatile unsigned long apta;
    volatile unsigned long aptd;
    volatile unsigned long bmrar;
    volatile unsigned long ambef;
    volatile unsigned long aint;
    volatile unsigned long agcsts;
} AMCC_REG;
```

AMCC S5933 Operation Registers as seen from the DSP.

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HARDWARE.H

### Members

- aimb[4]**  
Add-On Incoming Mailbox Registers
- aomb[4]**  
Add-On Outgoing Mailbox Registers
- afifo**  
Add-On FIFO port (bidirectional)
- bmwar**  
Bus Master Write Address Register
- apta**  
Add-On Pass-Through Address
- aptd**  
Add-On Pass-Through Data
- bmrar**  
Master Read Address Register
- ambef**  
Add-On Mailbox Empty/Full Status
- aint**  
Add-On Interrupt Control/Status Register
- agcsts**  
Add-On General Control/Status Register

## hardware\_DeviceId\_t

```
enum hardware_DeviceId_t {
    DeviceID_CPCI_IPC,
    DeviceID_CPCI_SIP,
    DeviceID_CPCI_DIO,
    DeviceID_CPCI_AD16,
    DeviceID_CPCI_ADDA,
    DeviceID_CPCI_AD32,
    DeviceID_CPCI_ISC8,
    DeviceID_CPCI_QIPC,
    DeviceID_CPCI_QSIP,
    DeviceID_CPCI_Dual_IPC,
    DeviceID_CPCI_MFIO,
    DeviceID_PMC_1553,
    DeviceID_PCI_4PACK,
    DeviceID_PCI_QSIP,
    DeviceID_PCI_DIO,
    DeviceID_PCI_AD16,
    DeviceID_PCI_ISC8,
    DeviceID_Amcc
};
```

Recognized PCI Device IDs.

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HARDWARE.H

### Members

**DeviceID\_CPCI\_IPC**  
CPCI-IPC

**DeviceID\_CPCI\_SIP**  
CPCI-SIP (No DSP)

**DeviceID\_CPCI\_DIO**  
CPCI-DIO

**DeviceID\_CPCI\_AD16**  
CPCI-AD16

**DeviceID\_CPCI\_ADDA**  
CPCI-DSC4 or CPCI-ADDA (same card, really)

**DeviceID\_CPCI\_AD32**  
CPCI-AD32

**DeviceID\_CPCI\_ISC8**  
CPCI-ISC8

**DeviceID\_CPCI\_QIPC**  
CPCI-QIPC

**DeviceID\_CPCI\_QSIP**  
CPCI-QSIP (No DSP)

**DeviceID\_CPCI\_Dual\_IPC**  
CPCI-Dual IPC (One IPC of the two present on the card)

**DeviceID\_CPCI\_MFIO**  
CPCI-MFIO

**DeviceID\_PMC\_1553**  
 PMC-1553 (No DSP)

**DeviceID\_PCI\_4PACK**  
 PCI-4Pack

**DeviceID\_PCI\_QSIP**  
 PCI-QSIP (No DSP)

**DeviceID\_PCI\_DIO**  
 PCI-DIO

**DeviceID\_PCI\_AD16**  
 PCI-AD16

**DeviceID\_PCI\_ISC8**  
 PCI-ISC8

**DeviceID\_Amcc**  
 Default (unprogrammed) AMCC.

---

## hardware\_IpSlot\_t Structure

```
typedef struct {
    ulong * pIdSpace;
    ulong * pIoSpace;
    ulong * pMemSpace;
    ulong * pIntAckSpace;
} hardware_IpSlot_t;
```

Definition of an IP slot (as seen from the DSP).

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HARDWARE.H

### Members

**pIdSpace**  
 Where to find the ID space.

**pIoSpace**  
 Where to find the IO space.

**pMemSpace**  
 Where to find the Memory space. See **hardware\_SelectAddressSpace** to switch address spaces.

**pIntAckSpace**  
 Where to find the interrupt vector space.

---

## hardware\_SerialType\_t

```
enum hardware_SerialType_t {
    SERIAL_NONE,
    SERIAL_8530,
    SERIAL_INTERNAL
};
```

Recognized serial devices.



---

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HARDWARE.H

**Members****SERIAL\_NONE**

None.

**SERIAL\_8530**

Dual channel SC8530, with the first as console.

**SERIAL\_INTERNAL**

Internal simulated serial device in ALTERA programmed logic.

---

## hardware\_VendorId\_t

```
enum hardware_VendorId_t {  
    VendorId_Alphi,  
    VendorId_Amcc  
};
```

Recognized PCI Vendor IDs.

Defined in: D:/ALPHIPCI/ALPHI\_IO/C31\_AMCC/HARDWARE.H

**Members****VendorId\_Alphi**

ALPHI Technology PCI Card.

**VendorId\_Amcc**

Default (unprogrammed) AMCC.