

# **ATC-OPTO\_OUT16**

**16 Channel Opto isolated OUT**

**REFERENCE MANUAL**

785-10-000-4000

July 2001

**ALPHI TECHNOLOGY CORPORATION**

**6202 S. Maple Avenue #120**

**Tempe, AZ 85283 USA**

**Tel: (480) 838-2428**

**Fax: (480) 838-4477**

**NOTICE**

The information in this document has been carefully checked and is believed to be entirely reliable. While all reasonable efforts to ensure accuracy have been taken in the preparation of this manual, ALPHI TECHNOLOGY assumes no responsibility resulting from omissions or errors in this manual, or from the use of information contain herein.

ALPHI TECHNOLOGY reserves the right to make any changes, without notice, to this or any of ALPHI TECHNOLOGY's products to improve reliability, performance, function or design.

ALPHI TECHNOLOGY does not assume any liability arising out of the application or use of any product or circuit described herein; nor does ALPHI TECHNOLOGY convey any license under its patent rights or the rights of others.

**ALPHI TECHNOLOGY CORPORATION**

**All Rights Reserved**

This document shall not be duplicated, nor its contents used for any purpose, unless express permission has been granted in advance.

TABLE OF CONTENTS

---

<b>1.</b>	<b><i>Introduction</i></b> .....	<b>4</b>
<b>2.</b>	<b><i>features</i></b> .....	<b>5</b>
<b>3.</b>	<b><i>Description</i></b> .....	<b>6</b>
3.1.1	General purpose ports A and B .....	6
3.1.2	Port C .....	6
3.1.3	Counter/Timers .....	6
<b>4.</b>	<b><i>ATC-OPTO-OUT16 SPACES</i></b> .....	<b>8</b>
4.1.1	ID space .....	8
4.1.2	I/O space .....	9
4.1.5	Wait state cycles .....	9
<b>5.</b>	<b><i>Z6536 registers access and programming</i></b> .....	<b>10</b>
5.1.1	Reset .....	10
5.1.2	Initialisation .....	<b>Error! Bookmark not defined.</b>
5.1.3	Data Port register.....	10
5.1.4	Interrupt source and timing .....	10
<b>6.</b>	<b><i>Z8536 internal mapping</i></b> .....	<b>12</b>
<b>7.</b>	<b><i>OUTPUT CIRCUIT</i></b> .....	<b>15</b>
<b>8.</b>	<b><i>CONNECTOR</i></b> .....	<b>16</b>

## **1. INTRODUCTION**

The ATC-OPTO\_OUT16 module from ALPHI TECHNOLOGY is design around the Z8536 CIO Counter/Timer and Parallel I/O .

The one on board Z8536 provide up to :

- 2 Out ports ( 8 bits each )
- one special port ( 4bit each )

The ATC-OPTO-OUT16 meets the single-wide Industry Pack standard according to the INDUSTRY PACK VITA 4 Specifications. An on-board non-volatile EEPROM maintains ATC-OPTO-OUT16 identification codes and provides additional user space.

## **2. FEATURES**

- Single-size INDUSTRY PACK module.
- Two Opto output ports
- 4 bit special Port
  
- EEPROM on board (2 K bytes)
- 5 V only power supply
- Optional Extended temperature grade (-40°C to + 85°C )

### **3. DESCRIPTION**

The ATC-OPTO-OUT16 is populated with one Zilog Counter/Timer and parallel I/O Z8536

Each devices provides :

- Two 8bit ports with each bit that can be programmed as Input or Output.
- Three 16 bit Counter/ Timers that can be linked together.
- The flexibility of each timer is enhanced by the provision of up to four lines per Counter/Timer
- A third port (4 bit ) provide possibilities of Handshake lines for Port A and B.

Specific patterns can be recognized using Port A and B with interrupt generation capabilities. In addition a 2K bytes EEPROM is available on board for user use. The first 64 bytes are pre-programmed by ALPHI to provide an identification information concerning the module in accordance of the VITA 4.0 specifications.

#### **3.1.1 GENERAL PURPOSE PORTS A AND B**

Port A and B are identical, except that port B can be specified to provide external access to Counter /Timers # 1and # 2.

Either port can be programmed to be :

- handshake driven port
- double buffered port ( input, output, or bidirectional )
- a control type port with each bit direction controlled individually.

Pattern recognition can be made by each port with interrupt generation when matched pattern occurs.

Each port has 12 registers to control all these capabilities.

#### **3.1.2 PORT C**

Port C function depends upon port A and port B utilization. Port C can be used :

- handshake lines
- I/O needs
- External access for the Counter/Timer # 3

#### **3.1.3 COUNTER/TIMERS**

Each Z8536 has three identical counter timers that can eventually be linked together. Each Counter/Timer has up to four lines to enhance and control their functionality

They can be used as :

- Counter input
- Gate input
- Trigger input
- Counter/Timer output

Output can be :

- a pulse
- one-shot
- square wave

#### **4. ATC-OPTO-OUT16 SPACES**

The following paragraph describe the different spaces used by the ATC-OPTO-OUT

- **ID** space           INDUSTRY PACK identification codes
- **I/O** space         CIO controllers registers access
- **INT** space        Interrupt acknowledge
- **Memory** space   User space

The base address of these spaces depends on the specific INDUSTRY PACK carrier used.

##### **4.1.1 ID SPACE**

The identification space is defined as follows:

	<b>Description</b>	<b>value</b>
\$01	Ascii "I"	\$49
\$03	Ascii "P"	\$50
\$05	Ascii "A"	\$41
\$07	Ascii "C"	\$43
\$09	Manufacturer identification	\$11
\$0B	Module type	\$0F
\$0D	Revision module	\$0A
\$0F	Reserved \$00	
\$11	Software Driver #	low byte
\$13	Software Driver #	high byte
\$15	Number of bytes used in ID space	\$0A
\$17	CRC	
\$19-3F	User available	

Correct reading of the first four bytes that contain the ASCII text "IPAC" can be used to identify the presence of an Industries Pack module.

Location \$09 provide the Manufacturer identities ( ALPHI TECHNOLOGY INDUSTRY PACKs \$11).

The next two location identifies the module type and revision.



A 8-bit CHECKSUM (CRC) provide data integrity of the valid ID code set by the manufacturer.

The next bytes \$ 19 to \$ 3F are free for user data storage.

**4.1.2 I/O SPACE**

The two Z8536 controller registers are mapped within the I/O space. Sixteen (16) consecutive address are used (8-bit data path).

<b>I/O space addr.</b>	<b>Register</b>	<b>Description</b>
\$1	PCDR	Port C Data Register
\$3	PBDR	Port B Data Register
\$5	PADR	Port A Data Register
\$7	PR	Pointer Register

**Table 1 Direct access registers**

**4.1.3 WAIT STATE CYCLES**

The table below shows the wait states generated by the module when accessed.

<b>Space</b>	<b>Wait state</b>	
	<b>Read</b>	<b>Write</b>
I/O	2	2
Identification	2	2
Interrupt ack.	4	N/A

**Table 2 Wait state**

**5. Z6536 REGISTERS ACCESS AND PROGRAMMING**

Z8536 CIO data registers use only two address A0 and A1. All the internal registers access use a two step sequence.

1. first write the address of the target register ( 6 bit) to the pointer register .
2. then read or write to the selected data register defined above.

**5.1.1 RESET**


The CIO32 is resetted by an hardware reset ( IPRST = " 0 " ) or software reset ( writing into Master Interrupt Control Register with D0 = " 1 " . )

**5.1.2 INITIALIZATION**

Initialization will then begin by writing into Master Interrupt Control Register with D0 = " 0 " ;

Now we are in state 0 . Read cycle will return always with D0 = " 1 " if precedent operation is not performed .

Write to the pointer address register than read or write the pointed register  
 Read register can be made continuously without writing to the pointer again  
 Avoid to stay in state 1 because many internal operations are suspended .



**Figure 1 State machine operation**

**5.1.3 DATA PORT REGISTER**


Data Port A , B , C can be accessed directly at I/O base address as shown on table 1 . Internal state machine provide an automatic delay of 500 nS between /RD or /WR access .

**5.1.4 INTERRUPT SOURCE AND TIMING**

Interrupt source are :

- Pattern recognition using bit mode

- ACKIN using handshake mode
- Counter/Timers



**Figure 2** Interrupt timing

Timing	Min	Max	Unit
31 TdPM(INT)			ns
32 TdACK(INT)			μs
33 TdCI(INT)			μs
34 TdPC(INT)			μs

**Table 3** Interrupt timing

**6. Z8536 INTERNAL MAPPING**

<b>Z8536</b>	<b>R/W</b>	<b>Description</b>
\$00	R/W	Master interrupt control register
\$01	R/W	Master configuration control register
\$02	R/W	Port A Interrupt vector register
\$03	R/W	Port B Interrupt vector register
\$04	R/W	Counter/Timer vector register
\$05	R/W	Port C data path register
\$06	R/W	Port C data direction register
\$07	R/W	Port C special I/O control register

**Table 4 Main control Registers**

<b>Z8536</b>	<b>R/W</b>	<b>Description</b>
\$08	R/W*	Port A command and Status register
\$09	R/W*	Port B Command and Status
\$0A	R/W*	Counter/Timer 1's Command and Status
\$0B	R/W*	Counter/Timer 2's Command and Status
\$0C	R/W*	Counter/Timer 3's Command and Status
\$0D	R/W	Port A data ( can be accessed directly)
\$0E	R/W	Port B data ( can be accessed directly)
\$0F	R/W	Port C data ( can be accessed directly)

**Table 5 Most often accessed registers**

<b>Z836</b>	<b>R/W</b>	<b>Description</b>
\$20	R/W	Port A mode specification
\$21	R/W	Port A handshake specification
\$22	R/W	Port A data pathg polarity
\$23	R/W	Port A data direction
\$24	R/W	Port A special I/O control
\$25	R/W	Port A pattern polarity
\$26	R/W	Port A pattern transition
\$27	R/W	Port A pattern mask

***Table 6Port A Specification Registers***


<b>Z8536</b>	<b>R/W</b>	<b>Description</b>
\$28	R/W	Port B mode specification
\$29	R/W	Port B handshake specification
\$2A	R/W	Port B data pathg polarity
\$2B	R/W	Port B data direction
\$2C	R/W	Port B special I/O contro
\$2D	R/W	Port B pattern polarity
\$2E	R/W	Port B pattern transition
\$2F	R/W	Port B pattern mask

***Table 7Port B Specification Registers***


<b>Z8536</b>	<b>R/W</b>	<b>Description</b>
\$10	R	Counter/Timer 1 current count MSB
\$11	R	Counter/Timer 1 current count LSB
\$12	R	Counter/Timer 2 current count MSB
\$13	R	Counter/Timer 2 current count LSB
\$14	R	Counter/Timer 3 current count MSB
\$15	R	Counter/Timer 3 current count LSB
\$16	R/W	Counter/Timer 1 current count MSB
\$17	R/W	Counter/Timer 1 current count LSB
\$18	R/W	Counter/Timer 2 current count MSB
\$19	R/W	Counter/Timer 2 current count LSB
\$1A	R/W	Counter/Timer 3 current count MSB
\$1B	R/W	Counter/Timer 3 current count LSB
\$1C	R/W	Counter/Timer 1 Mode Specification
\$1D	R/W	Counter/Timer 2 Mode Specification
\$1E	R/W	Counter/Timer 3 Mode Specification
\$1F	R	Current vector

## 7. OUTPUT CIRCUIT

All port A , B and 2 bits on port C ( PC1 and PC3 ) are connect by a buffer at a output opto circuit .



Two bit on port C ( PC0 and PC3 ) are connect in input opto circuit.







**8. CONNECTOR**

<b>PIN</b>	<b>SIGNAL</b>	<b>PIN</b>	<b>SIGNAL</b>
1	STROB1+	26	STROB1-
2	OUT01+	27	OUT01-
3	OUT02+	28	OUT02-
4	STROB2+	29	STROB2-
5	OUT03+	30	OUT03-
6	OUT04+	31	OUT04-
7	OUT18+	32	OUT18-
8	OUT05+	33	OUT05-
9	OUT06+	34	OUT06-
10	OUT20+	35	OUT20-
11	OUT07+	36	OUT07-
12	OUT08+	37	OUT08-
13	NC	38	NC
14	OUT09+	39	OUT09-
15	OUT10+	40	OUT10-
16	NC	41	NC
17	OUT11+	42	OUT11-
18	OUT12+	43	OUT12-
19	NC	44	NC
20	OUT13+	45	OUT13-
21	OUT14+	46	OUT14-
22	NC	47	NC
23	OUT15+	48	OUT15-
24	OUT16+	49	OUT16-
25	NC	50	NC

**Table 8 50 pin connector**